Fast track routing of streaming data as between multiple compute resources

Patent metadata

Field	Value
Publication number	US-10504184-B2
Application number	US-201916445879-A
Country	US
Kind code	B2
Filing date	Jun 19, 2019
Priority date	Jun 19, 2006
Publication date	Dec 10, 2019
Grant date	Dec 10, 2019

Abstract

Systems and methods are disclosed for fast track routing of streaming data as between multiple compute resources. For example, the system may comprise a first processor, a second processor, a shared memory that is mapped into a kernel and user space of an operating system for the processor, a network protocol stack, and driver code for execution within the kernel space of the operating system while the operating system is in the kernel mode. The driver code can be configured to (1) maintain a kernel level interface into the network protocol stack, (2) copy the streaming data from the network protocol stack into the shared memory, wherein the copy operation is performed by the driver code without the operating system transitioning to the user mode, and (3) facilitate DMA transfers of data from the shared memory into the second processor for processing thereby.

First claim

What is claimed is:

1. A system for fast track routing of streaming data as between multiple compute resources, the system comprising:
a first processor configured to execute an operating system, the operating system including a user space for a user mode and a kernel space for a kernel mode;
a second processor;
a shared memory that is mapped into the kernel space and the user space of the operating system;
a network protocol stack for execution by the operating system, wherein the network protocol stack is configured to receive streaming data; and
driver code for execution within the kernel space of the operating system while the operating system is in the kernel mode, the driver code configured to (1) maintain a kernel level interface into the network protocol stack, (2) copy the streaming data from the network protocol stack into the shared memory, wherein the copy operation is performed by the driver code without the operating system transitioning to the user mode, and (3) facilitate DMA transfers of data from the shared memory into the second processor for processing thereby.

2. The system of claim 1 wherein the driver code comprises:
a first driver for execution within the kernel space of the operating system while the operating system is in the kernel mode, the first driver configured to (1) maintain the kernel level interface into the network protocol stack, and (2) copy the streaming data from the network protocol stack into the shared memory, wherein the copy operation is performed by the first driver without the operating system transitioning to the user mode; and
a second driver for execution within the kernel space of the operating system while the operating system is in the kernel mode, the second driver configured to facilitate the DMA transfers of data from the shared memory into the second processor for processing thereby.

3. The system of claim 2 wherein the shared memory comprises (1) a first shared memory that is mapped into the kernel space and the user space of the operating system, and (2) a second shared memory that is mapped into the kernel space and the user space of the operating system;
wherein the system further comprises user mode code for execution within the user space of the operating system, the user mode code configured to (i) access data from the first shared memory without the operating system transitioning to the kernel mode, (ii) process the accessed data, and (iii) write the processed data to the second shared memory; and
wherein the second driver is configured to facilitate the DMA transfers of data from the second shared memory into the second processor for processing thereby.

4. The system of claim 3 wherein the first processor comprises a multi-core processor.

5. The system of claim 4 wherein the user mode code comprises a plurality of processing threads for execution by cores of the multi-core processor.

6. The system of claim 3 wherein the user mode code is configured to normalize the streaming data and write the normalized data into the second shared memory.

7. The system of claim 3 wherein the first shared memory comprises a ring buffer, and wherein the second shared memory comprises a ring buffer.

8. The system of claim 2 wherein the shared memory comprises (1) a first shared memory that is mapped into the kernel space and the user space of the operating system, and (2) a second shared memory that is mapped into the kernel space and the user space of the operating system;
wherein the first processor is loadable with user mode code for execution within the user space of the operating system;
wherein the first shared memory is readable by the user mode code without the operating system transitioning to the kernel mode;
wherein the second shared memory is writeable by the user mode code; and
wherein the second driver is configured to facilitate the DMA transfers of data from the second shared memory into the second processor for processing thereby.

9. The system of claim 8 further comprising the user mode code.

10. The system of claim 2 wherein the second driver is further configured to update a plurality of descriptor tables for facilitating the DMA transfers into the second processor.

11. The system of claim 1 wherein the shared memory comprises a ring buffer.

12. The system of claim 1 wherein the streaming data comprises data arranged in a plurality of fields.

13. The system of claim 12 wherein the streaming data comprises a plurality of messages, each message comprising data arranged in a plurality of fields.

14. The system of claim 12 wherein the streaming data comprises financial market data.

15. The system of claim 12 wherein the second processor comprises a reconfigurable logic device.

16. The system of claim 15 wherein the reconfigurable logic device comprises a field programmable gate array (FPGA).

17. The system of claim 15 wherein the reconfigurable logic device comprises a firmware socket that receives data via the DMA transfers from the shared memory and streams the received data into the reconfigurable logic device for processing thereby.

18. The system of claim 17 wherein the reconfigurable logic device further comprises a processing pipeline that processes the streaming data from the firmware socket.

19. The system of claim 1 further comprising:
another memory, wherein the another memory is in the kernel space of the operating system;
additional driver code for execution within the kernel space of the operating system;
wherein the second processor is further configured to stream data into the another memory via DMA transfers; and
wherein the additional driver code is configured to read the data from the another memory.

20. The system of claim 19 wherein the additional driver code is further configured to communicate the read data for delivery to a consumer.

21. The system of claim 20 wherein the additional driver code is further configured to communicate the read data to the consumer via the network protocol stack.

22. The system of claim 21 wherein the additional driver code is further configured to (1) maintain a kernel level interface into the network protocol stack, and (2) communicate the read data to the network protocol stack without the operating system transitioning to the user mode.

23. The system of claim 20 wherein the additional driver code comprises:
a first driver for execution within the kernel space of the operating system while the operating system is in the kernel mode, the first driver configured to read the DMA-transferred data from the another memory; and
a second driver for execution within the kernel space of the operating system while the operating system is in the kernel mode, the second driver configured to (1) maintain a kernel level interface into the network protocol stack, and (2) communicate the read data to the network protocol stack without the operating system transitioning to the user mode.

24. A system for fast track routing of streaming data as between multiple compute resources, the system comprising:
a first processor configured to execute an operating system, the operating system including a user space for a user mode and a kernel space for a kernel mode;
a second processor;
a shared memory that is mapped into the kernel space and the user space of the operating system, wherein the shared memory comprises a first buffer and a second buffer, the first buffer for storing data that is availabl

Assignees

• Ip Reservoir Llc

Inventors

• Parsons Scott
• Taylor David E
• Schuehler David Vincent
• Franklin Mark A
• Chamberlain Roger D

Classifications

• G06Q40/04 Primary

  Trading; Exchange, e.g. stocks, commodities, derivatives or currency exchange · CPC title

• G06Q40/06

  Asset management; Financial planning or analysis · CPC title

• G06Q40/00

  Finance; Insurance; Tax strategies; Processing of corporate or income taxes · CPC title