Power converter

US10498251B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10498251-B2
Application numberUS-201615769111-A
CountryUS
Kind codeB2
Filing dateOct 31, 2016
Priority dateNov 4, 2015
Publication dateDec 3, 2019
Grant dateDec 3, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Since a power converter including a modular multilevel converter uses a large number of cells each combining a plurality of switching elements and a DC capacitor, there is a problem of conduction loss due to the switching elements. The conduction loss is reduced by connecting a bypass circuit between terminals of each of the cells, controlling to open and close the switching element, and controlling to short-circuit the bypass circuit connected to the cell controlled to output zero voltage.

First claim

Opening claim text (preview).

The invention claimed is: 1. A power converter comprising: a modular multilevel converter in which a plurality of cells, each cell having at least one pair of switching elements connected in series and a capacitor connected in parallel to end terminals of the at least one pair of switching elements; a plurality of bypass circuits respectively corresponding to the plurality of the cells; and a controller that controls each of the plurality of bypass circuits, wherein the controller controls a bypass circuit based on whether a failure of a cell corresponding to the bypass circuit is detected or not; and wherein each of the plurality of bypass circuits is connected between terminals of a corresponding cell of the plurality of cells, and the controller is configured to control the bypass circuit corresponding to a normal cell, in which a failure is not detected, among the plurality of cells, so that the bypass circuit corresponding to the normal cell is opened when the switching element of the nominal cell is in a first state in which voltage of the capacitor of the normal cell is output and the bypass circuit corresponding to the normal cell is closed when the switching element of the normal cell is in a second state in which the voltage of the capacitor of the first cell is not output. 2. The power converter according to claim 1 , wherein the bypass circuit comprises a switching element and the switching element of the bypass circuit is made of a semiconductor element. 3. The power converter according to claim 1 , wherein a cell of the plurality of cells operates normally when it has zero voltage output. 4. A power converter comprising: a modular multilevel converter in which a plurality of cells, each cell having at least one pair of switching elements connected in series and a capacitor connected in parallel to end terminals of the at least one pair of switching elements; a bypass circuit connected between terminals of each of the plurality of cells; and a controller configured to control opening and closing of the bypass circuit in synchronization with an open/closed state of the switching element of each of the plurality of cells, wherein each of the plurality of cells comprises a break circuit different than the components of the cell, and the controller is configured to break the break circuit when the bypass circuit is short-circuited. 5. The power converter according to claim 1 , wherein the first state includes a positive output state of outputting the voltage of the capacitor as a positive voltage and a negative output state of outputting the voltage of the capacitor as a negative voltage, the second state includes a zero voltage output state in which a zero voltage is outputted, and wherein the controller has a first mode for controlling the switching element of the normal cell to the positive voltage output state, a second mode for controlling the switching element of the normal cell to the negative voltage output state, and a third mode for controlling the switching element of the normal cell to the zero voltage output state, and in each of the first mode and the second mode, the bypass circuit corresponding to the normal cell is opened, and in the third mode, the bypass circuit corresponding to the normal cell is closed.

Assignees

Inventors

Classifications

  • arranged for operation in parallel · CPC title

  • using discharge tubes with control electrode or semiconductor devices with control electrode · CPC title

  • using a control circuit common to several phases of a multi-phase system · CPC title

  • in a bridge configuration · CPC title

  • with automatic control of the output voltage or current · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10498251B2 cover?
Since a power converter including a modular multilevel converter uses a large number of cells each combining a plurality of switching elements and a DC capacitor, there is a problem of conduction loss due to the switching elements. The conduction loss is reduced by connecting a bypass circuit between terminals of each of the cells, controlling to open and close the switching element, and contro…
Who is the assignee on this patent?
Mitsubishi Electric Corp, Toshiba Mitsubishi Elec Ind
What technology area does this patent fall under?
Primary CPC classification H02M7/1623. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 03 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).