Shift register module and display driving circuit thereof

Patent metadata

Field	Value
Publication number	US-10490133-B2
Application number	US-201715674523-A
Country	US
Kind code	B2
Filing date	Aug 11, 2017
Priority date	Aug 18, 2016
Publication date	Nov 26, 2019
Grant date	Nov 26, 2019

Abstract

A display driving circuit for driving pixel units comprises a time controller, a first driving circuit, and a second driving circuit. The first driving circuit comprises a plurality of shift registers, and supplies phase-shifted scan signals. The shift registers are connected in cascade. Each shift register receives two clock signals from the time controller. Each shift register is a bidirectional shift register. Each shift register includes a pull-up transistor, a pull-down transistor, and a pull-down unit. The pull-down unit controls the pull-down transistor to turn on after the shift register being reset to prevent the shift register outputting an error signal.

First claim

What is claimed is:

1. A display driving circuit for driving pixel units, the display driving comprising:
a time controller supplying four clock signals and data signals;
a first driving circuit supplying scan signals to the pixel units; and
a second driving circuit supplying the data signals to the pixel units;
wherein the first driving circuit comprises a plurality of shift registers, and supplies the scan signals shifted in phase; the shift registers are connected in cascade; each shift register receives two of the four clock signals from the time controller; each shift register is electrically connected to at least one following stage shift register and is electrically connected to at least one previous stage shift register; each shift register is a bidirectional shift register and selectively operates in a forward scanning manner and a reverse scanning manner; during the forward scanning manner, the shift registers scans scan lines in an ascending order, during the reverse scanning manner, the shift registers scans the scan lines in a descending order; each shift register comprises a pull-up transistor, a pull-down transistor, and a pull-down module; the pull-down module controls the pull-down transistor to be turned on after the shift register is reset, and prevents the shift register outputting an error signal;
wherein each shift register is electrically connected to a following stage shift register and a previous stage shift register; each shift register is formed as an 8T-1C type driving circuit comprising a first capacitor, a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor; a first terminal of the first capacitor is electrically connected to a gate electrode of the pull-up transistor, and a second terminal of the first capacitor is electrically connected to a source electrode of the pull-up transistor; the first transistor controls a voltage provided to the first capacitor for pre-charging in the reverse scanning manner, and the second transistor controls a voltage provided to the first capacitor for pre-charging during in the forward scanning manner; the third transistor as the pull-down module pulls down a gate electrode of the pull-down transistor after being reset; the fourth transistor connected with the pull-down transistor is controlled by a signal from the previous stage shift register; the fifth transistor connected with the pull-down transistor is controlled by a signal from the following stage shift register; a source electrode of the fourth transistor is electrically connected to a gate electrode of the fourth transistor, and a source electrode of the fifth transistor is electrically connected to a gate electrode of the fifth transistor; the sixth transistor controls the pull-up transistor based on one of the received clock signals.

2. The display driving circuit of claim 1 , wherein the odd numbered shift register receives a first clock signal and a third clock signal; and the even numbered shift register units receives a second clock signal and a fourth clock signal; signals of the first clock signal and the third clock signal are shifted.

3. The display driving circuit of claim 1 , wherein the sixth transistor provides one of the received clock signals to the pull-up transistor, and a source electrode of the pull-up transistor receives the other of the received clock signals.

4. The display driving circuit of claim 1 , wherein a gate electrode of the first transistor is electrically connected to the previous stage shift register, a gate electrode of the second transistor is electrically connected to the following stage shift register, drains of the first transistor and the second transistor are electrically connected to a gate of the pull-up transistor; a source electrode of the first transistor is electrically connected to the gate electrode of the first transistor, a source electrode of the second transistor is electrically connected to the gate electrode of the second transistor.

5. The display driving circuit of claim 3 , wherein the third transistor controls the pull-down transistor to be turned on after the shift register is reset in the forward scanning manner and the reverse scanning manner; a gate electrode of the third transistor is electrically connected to the one of the received clock signals connected to the sixth transistor, a gate electrode of the fourth transistor is electrically connected to the previous stage shift register, a drain electrode of the third transistor is electrically connected to a gate electrode of the pull-down transistor; a source electrode of the third transistor is electrically connected to the gate electrode of the third transistor.

6. The display driving circuit of claim 3 , wherein a gate electrode of the fourth transistor is electrically connected to the previous stage shift register, a gate electrode of the fifth transistor is electrically connected to the following stage shift register, drains electrodes of the fourth transistor and the fifth transistor are electrically connected to a supply voltage; source electrodes of the fourth transistor and the fifth transistor are electrically connected to a gate electrode of the pull-down transistor.

7. A shift register module with a plurality of shift registers connected in cascade, each shift register being connected with a following stage shift register and a previous stage shift register, each shift register comprising:
a pull-up transistor;
a pull-down transistor;
a pull-down module configured to prevent the shift register outputting an error signal; and
a first capacitor;
wherein the shift register is connected with a following stage shift register and a previous stage shift register, and two clock signals are applied to the shift register; the shift register is a bidirectional shift register; each shift register is formed as an 8T-1C type driving circuit comprising a first capacitor, a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor; the third transistor controls the pull-down transistor to be turned on after the shift register is reset for preventing the shift register from outputting error signal both in the reverse scanning manner and the forward scanning manner; a gate electrode of the third transistor is electrically connected to one of the received clock signals, a gate electrode of the fourth transistor is electrically connected to the previous stage shift register, a drain electrode of the third transistor is electrically connected to a gate electrode of the pull-down transistor; a source electrode of the third transistor is electrically connected to the gate electrode of the third transistor; a source electrode of the fourth transistor is electrically connected to a gate electrode of the fourth transistor, and a source electrode of the fifth transistor is electrically connected to a gate electrode of the fifth transistor; the sixth transistor controls the pull-up transistor based on one of the received clock signals.

8. The shift register module of claim 7 , wherein the first transistor controls a voltage provided to the first capacitor for pre-charging in the reverse scanning manner, and the second transistor controls a voltage provided to the first capacitor for pre-charging during in the forward scanning manner; a gate electrode of the first transistor is electrically connected to the previous stage shift register, a gate electrode of the second transistor is electrically connected to the following stage shift register, drains of the first transistor and the second transistor are electrically connected to a gate of the pull-up transistor; a source electrode of the first transistor is electrical

Assignees

• Hon Hai Prec Ind Co Ltd

Inventors

• Lin Chien-Wen
• Weng Yu-Fu
• Liu Chia-Lin

Classifications

• G09G2300/0408

  Integration of the drivers onto the display substrate · CPC title

• G09G2330/021

  Power management, e.g. power saving · CPC title

• G09G3/3677

  suitable for active matrices only · CPC title

• G09G3/3225

  using an active matrix · CPC title

• G09G2300/0426

  Layout of electrodes and connections · CPC title