Integrated tunable filter architecture

US10468360B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10468360-B2
Application numberUS-201715603230-A
CountryUS
Kind codeB2
Filing dateMay 23, 2017
Priority dateFeb 14, 2014
Publication dateNov 5, 2019
Grant dateNov 5, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus and method for a frequency based integrated circuit that selectively filters out unwanted bands or regions of interfering frequencies utilizing one or more tunable notch or bandpass filters or tunable low or high pass filters capable of operating across multiple frequencies and multiple bands in noisy RF environments. The tunable filters are fabricated within the same integrated circuit package as the associated frequency based circuitry, thus minimizing R, L, and C parasitic values, and also allowing residual and other parasitic impedance in the associated circuitry and IC package to be absorbed and compensated.

First claim

Opening claim text (preview).

What is claimed is: 1. An integrated circuit configuration including: (a) a frequency based circuit having a common signal path; (b) at least one tunable filter coupled to the common signal path of the frequency based circuit, wherein each tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (c) at least one bypassable low-pass filter coupled to the common signal path, for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein the frequency based circuit, each tunable filter, and each bypassable low-pass filter are co-designed to absorb and compensate for residual and other parasitic impedances present in the integrated circuit configuration so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one tunable filter or the at least one bypassable low-pass filter were external to the integrated circuit configuration. 2. The integrated circuit configuration of claim 1 , wherein at least one tunable filter includes at least one of a tunable notch filter or a tunable bandpass filter. 3. The integrated circuit configuration of claim 2 , wherein the tunable notch filter or tunable bandpass filter includes a tunable RLC filter. 4. The integrated circuit configuration of claim 3 , wherein the tunable RLC filter includes at least one of a tunable capacitor C and a tunable inductor L. 5. The integrated circuit configuration of claim 4 , wherein at least one of the tunable capacitor C or tunable inductor L is digitally tunable. 6. The integrated circuit configuration of claim 1 , wherein at least one tunable filter includes at least one of a tunable low pass filter or a tunable high pass filter. 7. The integrated circuit configuration of claim 6 , wherein the tunable low pass filter or tunable high pass filter includes a tunable RLC filter. 8. The integrated circuit configuration of claim 7 , wherein the tunable RLC filter includes at least one of a tunable capacitor C and a tunable inductor L. 9. The integrated circuit configuration of claim 8 , wherein at least one of the tunable capacitor C or tunable inductor L is digitally tunable. 10. The integrated circuit configuration of claim 1 , wherein the frequency based circuit is at least one of a radio frequency switch, a radio frequency duplexer, or a radio frequency diplexer. 11. The integrated circuit configuration of claim 1 , wherein at least one tunable filter includes multiple selectable fixed frequency notch filters. 12. The integrated circuit configuration of claim 1 , wherein at least one tunable filter is selectively settable to a minimum filtering state when its filtering function is not needed. 13. The integrated circuit configuration of claim 1 , further including at least one bypassable compensation capacitor coupled in parallel with a corresponding tunable filter and configured to match and substitute for an effective capacitance of such corresponding tunable filter when such corresponding tunable filter is not activated. 14. The integrated circuit configuration of claim 1 , wherein the frequency based circuit is fabricated on a first integrated circuit die encased by the integrated circuit package, and at least one tunable filter is fabricated on a second integrated circuit die encased by the integrated circuit package, the second integrated circuit die being electrically connected to the first integrated circuit die. 15. The integrated circuit configuration of claim 1 , wherein at least one bypassable low-pass filter is tunable. 16. An integrated circuit including: (a) at least one tunable filter configured to be coupled to a common signal path of a frequency based circuit, wherein each tunable filter is configured to be selectively activated to filter unwanted frequencies from the common signal path of the frequency based circuit; and (b) at least one bypassable low-pass filter configured to be coupled to the common signal path, for filtering out a broad range of high frequencies from the common signal path that may adversely affect the frequency based circuit; wherein each tunable filter and bypassable low-pass filter is designed to absorb and compensate for residual and other parasitic impedances present when coupled to the frequency based circuit so as to have a total insertion loss that is less than a total insertion loss that would exist if the at least one tunable filter or the at least one bypassable low-pass filter were external to the integrated circuit. 17. The integrated circuit of claim 16 , wherein at least one tunable filter includes at least one of a tunable notch filter or a tunable bandpass filter. 18. The integrated circuit of claim 17 , wherein the tunable notch filter or tunable bandpass filter includes a tunable RLC filter. 19. The integrated circuit of claim 18 , wherein the tunable RLC filter includes at least one of a tunable capacitor C and a tunable inductor L. 20. The integrated circuit of claim 19 , wherein at least one of the tunable capacitor C or tunable inductor L is digitally tunable. 21. The integrated circuit of claim 16 , wherein at least one tunable filter includes at least one of a tunable low pass filter or a tunable high pass filter. 22. The integrated circuit of claim 21 , wherein the tunable low pass filter or tunable high pass filter includes a tunable RLC filter. 23. The integrated circuit of claim 22 , wherein the tunable RLC filter includes at least one of a tunable capacitor C and a tunable inductor L. 24. The integrated circuit of claim 23 , wherein at least one of the tunable capacitor C or tunable inductor L is digitally tunable. 25. The integrated circuit of claim 16 , wherein at least one tunable filter includes multiple selectable fixed frequency notch filters. 26. The integrated circuit of claim 16 , wherein at least one tunable filter is selectively settable to a minimum filtering state when its filtering function is not needed. 27. The integrated circuit of claim 16 , further including at least one bypassable compensation capacitor coupled in parallel with a corresponding tunable filter and configured to match and substitute for an effective capacitance of such corresponding tunable filter when such corresponding tunable filter is not activated. 28. The integrated circuit configuration of claim 16 , wherein at least one bypas sable low-pass filter is tunable. 29. A method for selectively filtering unwanted frequencies from a signal path of a frequency based integrated circuit, including: (a) fabricating at least one tunable filter, at least one bypassable low-pass filter, and a frequency based circuit in an integrated circuit package; (b) coupling at least one tunable filter and at least one bypassable low-pass filter to a common signal path of the frequency based circuit; (c) configuring the frequency based circuit and each tunable filter and bypassable low-pass filter to absorb and compensate for residual and other parasitic impedance present in the frequency based integrated circuit; and (d) selectively activating at least one coupled tunable filter to filter unwanted frequencies from the signal path of the frequency based integrated circuit; wherein the frequency based circuit, each tuna

Assignees

Inventors

Classifications

  • for passive devices or passive elements · CPC title

  • H10W44/20Primary

    at high-frequency [HF] or radio frequency [RF] · CPC title

  • Bandpass or bandstop filters with adjustable bandwidth and fixed centre frequency (H03H7/09 takes precedence) · CPC title

  • Assembling to base an electrical component, e.g., capacitor, etc. · CPC title

  • Series LC in shunt or branch path (H03H7/1791 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10468360B2 cover?
An apparatus and method for a frequency based integrated circuit that selectively filters out unwanted bands or regions of interfering frequencies utilizing one or more tunable notch or bandpass filters or tunable low or high pass filters capable of operating across multiple frequencies and multiple bands in noisy RF environments. The tunable filters are fabricated within the same integrated ci…
Who is the assignee on this patent?
Psemi Corp
What technology area does this patent fall under?
Primary CPC classification H10W44/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).