Circuit structure and method for high-speed forward error correction
US-9331714-B1 · May 3, 2016 · US
US10432218B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10432218-B2 |
| Application number | US-201816152514-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 5, 2018 |
| Priority date | Jun 30, 2014 |
| Publication date | Oct 1, 2019 |
| Grant date | Oct 1, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Techniques are provided for receiving data at a physical coding sublayer (PCS) transmit structure from a media access control (MAC) sublayer. Data is received at a PCS transmit structure from a MAC sublayer, and one or more alignment markers are inserted in the data. FEC encoding is performed, in a first clock domain, on the one or more alignment markers and the data in the PCS transmit structure to generate FEC encoded data. The FEC encoded data is transmitted from the first clock domain with a first clock cycle to a second clock domain with a second clock cycle, and the FEC encoded data is transmitted on one or more physical medium attachment (PMA) lanes to a PCS receive structure. FEC decoding is performed, in the second clock domain, on the FEC encoded data in the PCS receive structure to generate FEC decoded data.
Opening claim text (preview).
What is claimed is: 1. A method comprising: receiving data at a physical coding sublayer (PCS) transmit structure from a media access control (MAC) sublayer; inserting one or more alignment markers in the data; performing Forward Error Correction (FEC) encoding, in a first clock domain, on the one or more alignment markers and the data in the PCS transmit structure to generate FEC encoded data; transmitting the FEC encoded data from the first clock domain with a first clock cycle to a second clock domain with a second clock cycle; transmitting the FEC encoded data on one or more physical medium attachment (PMA) lanes to a PCS receive structure; and performing FEC decoding, in the second clock domain, on the FEC encoded data in the PCS receive structure to generate FEC decoded data. 2. The method of claim 1 , wherein performing the FEC encoding comprises performing Reed-Solomon encoding on the one or more alignment markers and the data. 3. The method of claim 1 , wherein performing the FEC decoding comprises performing Reed-Solomon decoding on the FEC encoded data. 4. The method of claim 1 , wherein performing the FEC encoding comprises performing the FEC encoding on one or more 66-bit PCS blocks. 5. The method of claim 1 , wherein transmitting the FEC encoded data comprises transmitting the FEC encoded data on a high-speed serializer/deserializer. 6. The method of claim 1 , wherein the FEC encoded data is received at the PCS receive structure in one or more plesiochronous input first-in first-outs (FIFOs). 7. The method of claim 1 , wherein the first clock domain comprises a media access control (MAC) Interface (MI) clock domain, and wherein the second clock domain comprises a physical medium attachment (PMA) clock domain. 8. The method of claim 1 , wherein the PCS transmit structure further comprises an encoder configured to encode, in the first clock domain, the data received from the MAC sublayer into PCS blocks before performing FEC encoding on the data; and wherein the PCS receive structure further comprises a decoder configured to decode, in the second clock domain, the FEC decoded data into MAC blocks, wherein the FEC decoded data is received after FEC decoding is performed on the data by the second FEC hardware module.
Channel dividing arrangements {, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver} · CPC title
Arrangements at the transmitter end · CPC title
Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words · CPC title
using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels {; Baseband coding techniques specific to data transmission systems (spectral shaping H04L25/03828)} · CPC title
by adding special lists or symbols to the coded information (G11B20/1806, G11B20/1866 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.