Power transistors with a resistor coupled to a sense transistor

US10422818B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10422818-B2
Application numberUS-201715859470-A
CountryUS
Kind codeB2
Filing dateDec 30, 2017
Priority dateDec 30, 2017
Publication dateSep 24, 2019
Grant dateSep 24, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device comprising: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal, the power transistor having a channel resistance and parasitic resistances; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled to the second terminal of the power transistor, the sense transistor having a channel resistance; and a first resistor integrated in the first semiconductor die, the first resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the first resistor comprising a first terminal and a second terminal, wherein the first terminal of the first resistor is coupled to the first terminal of the sense transistor; the first resistor having a resistance matching the power transistor parasitic resistances multiplied by a ratio of the sense transistor channel resistance to the power transistor channel resistance. 2. The electronic device of claim 1 , wherein the first terminal of the power transistor is a source of the power transistor, the second terminal of the power transistor is a drain of the power transistor, the first terminal of the sense transistor is a source of the sense transistor, and the second terminal of the sense transistor is a drain of the power transistor. 3. The electronic device of claim 2 , wherein the power and sense transistors are each n-metal-oxide-semiconductor field-effect-transistors (nMOSFETs). 4. The electronic device of claim 2 , wherein the power and sense transistors are each p-metal-oxide-semiconductor field-effect-transistors (pMOSFETs). 5. The electronic device of claim 1 , wherein the first terminal of the power transistor is a drain of the power transistor, the second terminal of the power transistor is a source of the power transistor, the first terminal of the sense transistor is a drain of the sense transistor, and the second terminal of the sense transistor is a source of the power transistor. 6. The electronic device of claim 5 , wherein the power and sense transistors are each n-metal-oxide-semiconductor field-effect-transistors (nMOSFETs). 7. The electronic device of claim 5 , wherein the power and sense transistors are each p-metal-oxide-semiconductor field-effect-transistors (pMOSFETs). 8. The electronic device of claim 1 , further comprising a controller, the controller comprising: a first node coupled to the second terminal of the first resistor; and a second node coupled to first terminal of the power transistor. 9. The electronic device of claim 8 , further comprising: a second semiconductor die, wherein the controller is integrated in the second semiconductor die. 10. The electronic device of claim 8 , the controller to provide a virtual connection from the second terminal of the first resistor to the first terminal of the power transistor. 11. The electronic device of claim 8 , the controller to maintain a first voltage at the first node to equal a second voltage at the second node. 12. The electronic device of claim 8 , the controller further comprising: an operational amplifier comprising a first input port coupled to the first terminal of the power transistor, a second input port coupled to the first resistor, and an output port; and a pass transistor having a gate coupled to the output port of the operational amplifier, and a drain coupled to the first resistor. 13. The electronic device of claim 8 , wherein the controller further comprises: a second resistor comprising a first terminal coupled to the first node of the controller, and a second terminal; the controller to provide a virtual connection from the second terminal of the second resistor to the first terminal of the power transistor. 14. The electronic device of claim 8 , wherein the controller further comprises: a second resistor comprising a first terminal coupled to the first node of the controller, and a second terminal; the controller to maintain a first voltage at the second terminal of the second resistor to equal a second voltage at the second node. 15. The electronic device of claim 8 , wherein the controller further comprises: a second resistor comprising a first terminal coupled to the first node of the controller, and a second terminal; an operational amplifier comprising a first input port coupled to the source of the power transistor, a second input port coupled to the second resistor, and an output port; and a pass transistor having a gate coupled to the output port of the operational amplifier, and a drain coupled to the second resistor. 16. The electronic device of claim 8 , wherein the controller further comprises: a second resistor comprising a first terminal coupled to the first node of the controller, and a second terminal. 17. The electronic device of claim 8 , wherein the controller further comprises: a second resistor comprising a first terminal coupled to the first node of the controller, and a second terminal; and a memory to store programming bits to program a resistance value of the second resistor. 18. An electronic device comprising: a semiconductor die comprising a drain region; a power transistor integrated in the semiconductor die, the power transistor comprising a gate and a source, the power transistor having a channel resistance and parasitic resistances; a sense transistor integrated in the semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, and a source, wherein the power and sense transistors share the drain region, the sense transistor having a channel resistance; and a resistor integrated in the semiconductor die, the resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the resistor coupled to the source of the sense transistor; the resistor having a resistance matching the power transistor parasitic resistances multiplied by a ratio of the sense transistor channel resistance to the power transistor channel resistance. 19. An electronic device comprising: a semiconductor die comprising a source region; a power transistor integrated in the semiconductor die, the power transistor comprising a gate and a drain, the power transistor having a channel resistance and parasitic resistances; a sense transistor integrated in the semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, and a drain, wherein the power and sense transistors share the source region, the sense transistor having a channel resistance; and a resistor integrated in the semiconductor die, the resistor comprising a polysilicon section and a metal section coupled to the polysilicon section, the resistor coupled to the drain of the sense transistor; the resistor having a resistance matching the power transistor parasitic resistances multiplied by a ratio of the sense transistor channel resistance to the power transistor channel resistance.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • G01R15/146Primary

    Measuring arrangements for current not covered by other subgroups of G01R15/14, e.g. using current dividers, shunts, or measuring a voltage drop (if no voltage isolation is involved G01R1/203 or G01R19/0092) · CPC title

  • Measuring means of, e.g. currents through or voltages across the switch · CPC title

  • Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10422818B2 cover?
An electronic device comprises: a first semiconductor die; a power transistor integrated in the first semiconductor die, the power transistor comprising a gate, a first terminal, and a second terminal; a sense transistor integrated in the first semiconductor die, the sense transistor comprising a gate coupled to the gate of the power transistor, a first terminal, and a second terminal coupled t…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification G01R15/146. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 24 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).