Apparatus and methods for extending sensor integrated circuit operation through a power disturbance

US10411498B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10411498-B2
Application numberUS-201615269097-A
CountryUS
Kind codeB2
Filing dateSep 19, 2016
Priority dateOct 21, 2015
Publication dateSep 10, 2019
Grant dateSep 10, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A sensor integrated circuit includes an energy storage device having a first terminal coupled to a functional circuit and a blocking circuit coupled between a power supply pin and the first terminal of the energy storage device. The blocking circuit permits the energy storage device to store energy from an external power supply coupled to the power pin. The first terminal of the energy storage device is inaccessible from outside of the sensor IC. Additional features of the sensor IC can include a high regulator, a low regulator, and a low power circuit.

First claim

Opening claim text (preview).

What is claimed is: 1. A sensor integrated circuit having a power pin for coupling to an external power supply, a reference pin, and a functional circuit, comprising: an energy storage device having a first terminal coupled to the functional circuit; a blocking circuit coupled between the power pin and the first terminal of the energy storage device and configured to permit the energy storage device to store energy from the external power supply, wherein the first terminal of the energy storage device is inaccessible from outside of the sensor integrated circuit; a first regulator coupled between the blocking circuit and the first terminal of the energy storage device; a low power circuit responsive to a voltage across the energy storage device, a voltage across the power and reference pins, or both to cause the functional circuit to enter a low power mode of operation in which analog circuit portions are shut down and states of digital circuit portions are stored in order to reduce power consumption; and a lead frame that supports a semiconductor die and has a plurality of leads including at least a first lead for coupling to the external power supply and a second lead for coupling to the reference pin, and a third lead coupled between the energy storage device and the functional circuit, wherein the third lead is inaccessible from outside of the sensor integrated circuit; wherein the blocking circuit and the functional circuit are supported by the semiconductor die, and wherein the energy storage device is external to the semiconductor die. 2. The sensor integrated circuit of claim 1 wherein the energy storage device comprises a capacitor having a second terminal coupled to the reference pin. 3. The sensor integrated circuit of claim 2 wherein the first regulator has an input coupled to the power pin and provides a voltage to the capacitor that is higher than a voltage of the external power supply. 4. The sensor integrated circuit of claim 3 wherein the first regulator comprises a Boost regulator or a charge pump. 5. The sensor integrated circuit of claim 2 , the first regulator having an input coupled to the power pin, an output coupled to the first terminal of the capacitor, wherein the first regulator comprises the blocking circuit. 6. The sensor integrated circuit of claim 5 wherein the first regulator has an input coupled to the power pin and provides a voltage to the capacitor that is higher than a voltage of the external power supply. 7. The sensor integrated circuit of claim 6 wherein the first regulator comprises a Boost regulator or a charge pump. 8. The sensor integrated circuit of claim 1 further comprising a second regulator coupled between the first terminal of the energy storage device and the functional circuit. 9. The sensor integrated circuit of claim 8 wherein the second regulator comprises a linear regulator. 10. The sensor integrated circuit of claim 1 wherein the blocking circuit comprises a uni-directional switch. 11. The sensor integrated circuit of claim 10 wherein the blocking circuit comprises one or more of a diode, a diode-connected transistor, or an active switch. 12. The sensor integrated circuit of claim 1 , wherein the energy storage device has a second terminal that is coupled to the functional circuit. 13. The sensor integrated circuit of claim 12 , wherein the second terminal is coupled to a second reference potential, different than the reference pin to which the second lead is coupled. 14. A sensor integrated circuit having a power pin for coupling to an external power supply, a reference pin, and a functional circuit, comprising: an energy storage device having a first terminal coupled to the functional circuit; a first regulator having an input coupled to the power pin and an output coupled to the first terminal of the energy storage device, wherein the first regulator provides a voltage higher than a voltage of the external power supply to the energy storage device; a blocking circuit coupled between the power pin and the input of the first regulator and configured to permit the energy storage device to store energy from the external power supply; a low power circuit responsive to a voltage across the energy storage device, a voltage across the rower and reference pins, or both to cause the functional circuit to enter a low power mode of operation in which analog circuit portions are shut down and states of digital circuit portions are stored in order to reduce power consumption; and a lead frame that supports a semiconductor die and has a plurality of leads including at least a first lead for coupling to the external power supply and a second lead for coupling to the reference pin, and a third lead coupled between the energy storage device and the functional circuit, wherein the third lead is inaccessible from outside of the sensor integrated circuit; wherein the functional circuit and the first regulator are supported by the semiconductor die, and wherein the energy storage device is external to the semiconductor die. 15. The sensor integrated circuit of claim 14 wherein the blocking circuit comprises a uni-directional switch. 16. The sensor integrated circuit of claim 15 wherein the blocking circuit comprises one or more of a diode, a diode-connected transistor, or an active switch. 17. The sensor integrated circuit of claim 14 wherein the first regulator comprises a Boost regulator or a charge pump. 18. The sensor integrated circuit of claim 14 further comprising a second regulator coupled between the first terminal of the energy storage device and the functional circuit. 19. The sensor integrated circuit of claim 18 , wherein the second regulator comprises a linear regulator. 20. The sensor integrated circuit of claim 14 wherein the first terminal of the energy storage device is inaccessible from outside of the integrated circuit. 21. The sensor integrated circuit of claim 14 wherein the energy storage device comprises one or more of a capacitor or an inductor. 22. A sensor integrated circuit having a power pin for coupling to an external power supply, a reference pin, and a functional circuit, comprising: a capacitor having a first terminal coupled to the functional circuit, wherein the first terminal is inaccessible from outside of the integrated circuit and further comprising a second terminal coupled to the reference pin; a functional circuit; a blocking circuit coupled between the power pin and the first terminal of the capacitor and configured to permit the capacitor to store energy from the external power supply; a first regulator coupled between the blocking circuit and the first terminal of the capacitor; a second regulator coupled between the first terminal of the capacitor and the functional circuit; a low power circuit responsive to a voltage across the capacitor, a voltage across the power and reference pins, or both to cause the functional circuit to enter a low power mode of operation in which analog circuit portions are shut down and states of digital circuit portions are stored in order to reduce power consumption; and a lead frame that supports a semiconductor die and has a plurality of leads including at least a first lead for coupling to the external power supply and a second lead for coupling to the reference pin; wherein the blocking circuit and the functional circuit are supported by the semiconductor die, and wherein the capacitor is external to the semiconductor die.

Assignees

Inventors

Classifications

  • H10W70/475Primary

    Capacitors in combination with leadframes · CPC title

  • H02J7/345Primary

    using capacitors as storage or buffering devices · CPC title

  • Component parts of measuring arrangements not specially adapted for a specific variable (G01D13/00, G01D15/00 take precedence) · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10411498B2 cover?
A sensor integrated circuit includes an energy storage device having a first terminal coupled to a functional circuit and a blocking circuit coupled between a power supply pin and the first terminal of the energy storage device. The blocking circuit permits the energy storage device to store energy from an external power supply coupled to the power pin. The first terminal of the energy storage …
Who is the assignee on this patent?
Allegro Microsystems Llc
What technology area does this patent fall under?
Primary CPC classification H10W70/475. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 10 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).