Cold cathode gauge fast response signal circuit
US-8928329-B2 · Jan 6, 2015 · US
US10340879B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10340879-B2 |
| Application number | US-201715787374-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 18, 2017 |
| Priority date | Feb 18, 2015 |
| Publication date | Jul 2, 2019 |
| Grant date | Jul 2, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In one embodiment, an impedance matching network is disclosed that includes a first circuit comprising a first variable component providing a first variable capacitance or inductance, and a second circuit comprising a second variable component providing a second variable capacitance or inductance. Each of the first circuit and the second circuit includes plurality of switching circuits configured to provide the first variable capacitance or inductance and the second variable capacitance or inductance. Each of the plurality of switching circuits includes a diode and a driver circuit configured to switch the diode. The driver circuit includes a first switch, a second switch coupled in series with the first switch, and a filter circuit that is coupled at a first end between the first switch and the second switch, and is operably coupled at a second end to the diode.
Opening claim text (preview).
What is claimed is: 1. An impedance matching network comprising: an RF input configured to couple to an RF source; an RF output configured to couple to a load; a first circuit comprising a first variable component providing a first variable capacitance or inductance; and a second circuit comprising a second variable component providing a second variable capacitance or inductance; wherein each of the first circuit and the second circuit comprises a plurality of switching circuits configured to provide the first variable capacitance or inductance and the second variable capacitance or inductance, respectively, each of the plurality of switching circuits comprising: a diode having an anode that is operably coupled to a ground; and a driver circuit operably coupled to a cathode of the diode and configured to switch the diode, the driver circuit comprising: a first switch; a second switch coupled in series with the first switch; a filter circuit that is coupled at a first end between the first switch and the second switch, and is operably coupled at a second end to the diode; a first driver operably coupled to the first switch; a second driver operably coupled to the second switch; and a third driver operably coupled to the first and second drivers, the third driver configured to: provide a first signal to the first driver; and provide a second driving signal to the second driver; wherein, in providing the first and second signals, the third driver is configured to increase and decrease a duration of a dead time between (a) the third driver driving the first driver on and the second driver off, or (b) the third driver driving the second driver on and the first driver off. 2. A switching circuit comprising: a diode; and a driver circuit configured to switch the diode, the driver circuit comprising: a first switch; a second switch coupled in series with the first switch; and a filter circuit that is coupled at a first end between the first switch and the second switch, and is operably coupled at a second end to the diode; a first driver operably coupled to the first switch; a second driver operably coupled to the second switch; and a third driver operably coupled to the first and second drivers, the third driver configured to: provide a first signal to the first driver; and provide a second driving signal to the second driver; wherein, in providing the first and second signals, the third driver is configured to increase and decrease a duration of a dead time between (a) the third driver driving the first driver on and the second driver off, or (b) the third driver driving the second driver on and the first driver off. 3. A semiconductor processing tool comprising: a plasma chamber configured to deposit a material onto a substrate or etch a material from the substrate; and an impedance matching circuit operably coupled to the plasma chamber, matching circuit comprising: an RF input configured to be operably coupled to an RF source; an RF output operably coupled to the plasma chamber; a first circuit comprising a first variable component providing a first variable capacitance or inductance; and a second circuit comprising a second variable component providing a second variable capacitance or inductance; wherein each of the first circuit and the second circuit comprises a plurality of switching circuits configured to provide the first variable capacitance or inductance and the second variable capacitance or inductance, respectively, each of the plurality of switching circuits comprising: a diode; and a driver circuit operably coupled to the diode and configured to switch the diode, the driver circuit comprising: a first switch; a second switch coupled in series with the first switch; and a filter circuit that is coupled at a first end between the first switch and the second switch, and is operably coupled at a second end to the diode; a first driver operably coupled to the first switch; a second driver operably coupled to the second switch; and a third driver operably coupled to the first and second drivers, the third driver configured to: provide a first signal to the first driver; and provide a second driving signal to the second driver; wherein, in providing the first and second signals, the third driver is configured to increase and decrease a duration of a dead time between (a) the third driver driving the first driver on and the second driver off, or (b) the third driver driving the second driver on and the first driver off. 4. A method of matching an impedance, the method comprising: operably coupling a matching network between an RF source and a load, the matching network comprising: a first circuit comprising a first variable component providing a first variable capacitance or inductance; and a second circuit comprising a second variable component providing a second variable capacitance or inductance; wherein each of the first circuit and the second circuit comprises a plurality of switching circuits, each of the plurality of switching circuits comprising: a diode; and a driver circuit configured to switch the diode, the driver circuit comprising: a first switch; a second switch coupled in series with the first switch; a filter circuit that is coupled at a first end between the first switch and the second switch, and is operably coupled at a second end to the diode; a first driver operably coupled to the first switch; a second driver operably coupled to the second switch; and a third driver operably coupled to the first and second drivers; providing, by the third driver, a first signal to the first driver and a second signal to the second driver, wherein, in providing the first and second signals, the third driver is configured to increase and decrease a duration of a dead time between (a) the third driver driving the first driver on and the second driver off, or (b) the third driver driving the second driver on and the first driver off; and providing the first variable capacitance or inductance or the second variable capacitance or inductance, respectively, by, for at least one switching circuit of the plurality of switching circuits, either switching on the first switch and switching off the second switch, or switching off the first switch and switching on the second switch. 5. The method of claim 4 wherein the diode is a PIN diode. 6. The method of claim 4 wherein the first and second switches are metal-oxide semiconductor field-effect transistors (MOSFETs). 7. The method of claim 4 wherein the filter circuit comprises an LC circuit. 8. The method of claim 4 wherein a drain of the first switch is coupled to a source of the second switch. 9. The method of claim 4 wherein the second end of the filter circuit is coupled to a cathode of the diode. 10. The method of claim 4 wherein the first and second signals substantially asynchronously drive the first and second drivers on and off. 11. The method of claim 4 wherein the duration of the dead time can be adjusted by varying a resistance of a potentiometer coupled to the third driver. 12. The method of claim 4 wherein the duration of the dead time is based on the inductance of an inductor forming part of the filter circuit. 13. A method of switching a diode comprising: coupling a first switch and a second switch in series; coupling a filter circuit at a first end between the first switch and the second switch; operably coupling the filter circuit at a second end to a diode to be switched; operably coupling a first driver to the first switch; operably coupling a second driver to the second switc
by chemical means · CPC title
by chemical means · CPC title
using plasmas · CPC title
of Group IV materials · CPC title
in the presence of a plasma [PECVD] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.