Substrate correction device, substrate lamination device, substrate processing system, substrate correction method, substrate processing method, and semiconductor device manufacturing method
US-2024404859-A1 · Dec 5, 2024 · US
US10283364B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10283364-B2 |
| Application number | US-201615774122-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 7, 2016 |
| Priority date | Nov 9, 2015 |
| Publication date | May 7, 2019 |
| Grant date | May 7, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention concerns an assembly method comprising the following steps: a) providing a first substrate comprising a first face made from crystalline indium phosphide, b) providing a second substrate comprising a second crystalline face different from the indium phosphide, c) forming an intermediate layer of crystalline indium phosphide on the second face of the second substrate, d) forming an assembly, via a direct bonding step, by bringing the first face of the first substrate into contact with the intermediate layer, the direct bonding step being carried out in an atmosphere having a pressure greater than 10−4 Pa, and preferably higher than 10−3 Pa, e) subjecting the assembly formed in step d) to heat treatment.
Opening claim text (preview).
The invention claimed is: 1. An assembly method, comprising: a) providing a first substrate comprising a first face made from crystalline indium phosphide, with the first face having a roughness less than 1 nm RMS, b) providing a second substrate comprising a second crystalline face different from the indium phosphide, c) forming an intermediate layer of crystalline indium phosphide on the second face of the second substrate, with the intermediate layer comprising an exposed surface having a roughness less than 1 nm RMS, c1) preparing the exposed surface of the intermediate layer, and the first face, in such a way as to render said exposed surface and said first face hydrophilic, said preparation being suitable for preserving the roughness of the exposed surface of the intermediate layer and of the first face, d) forming an assembly, via direct bonding at ambient temperature and without applying external mechanical pressure, by bringing the first face of the first substrate into contact with the intermediate layer, the direct bonding being carried out in an atmosphere having a pressure greater than 10 −4 Pa, and e) subjecting the assembly, formed in d), to a thermal treatment. 2. The method of claim 1 , wherein the first face and the second face of the second substrate are monocrystalline, and the intermediate layer is formed according to a coherent epitaxial growth. 3. The method of claim 2 , wherein e) is suitable for allowing a connection, at least partial, of the crystalline lattices to the interface formed by the first face and the intermediate layer. 4. The method of claim 1 , wherein d) is carried out according to one of the following conditions: in an atmosphere having a partial water pressure less than 10 −1 Pa, or in a partial vacuum, with the partial vacuum having a pressure less than 10 Pa. 5. The method of claim 1 , wherein c) is executed by a method of epitaxy. 6. The method of claim 1 , wherein e) is executed at a temperature between 200° C. and 600° C. 7. The method of claim 1 , wherein c1) is suitable for preserving the crystallinity of the intermediate layer and of the first face. 8. The method of claim 1 , wherein the second layer has a thickness less than 5 nm. 9. The method of claim 1 , wherein the first substrate is made from indium phosphide. 10. The method of claim 1 , wherein the second substrate comprises at least one material selected from the group consisting of gallium arsenide, silicon, silicon and germanium alloy, germanium, sapphire, alumina, silicon carbide, and an alloy of elements III and V.
Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title
with separation or delamination along an ion implanted layer, e.g. Smart-cut · CPC title
of die-attach connectors · CPC title
by direct semiconductor to semiconductor bonding · CPC title
involving heating of the applied adhesive · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.