Method for reinforcing conductor tracks of a circuit board

US10276482B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10276482-B2
Application numberUS-201515504572-A
CountryUS
Kind codeB2
Filing dateAug 25, 2015
Priority dateAug 28, 2014
Publication dateApr 30, 2019
Grant dateApr 30, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing a circuit carrier for electronic components includes making available a carrier material layer made of an electrically insulating material and having at least one connecting layer which is applied at least to a first and/or second surface of the carrier material layer and has in each case a predefined layer thickness. Each connecting layer has a number of electrically conductive connections with a predefined conductor track width. At least some of the connections are strengthened by plasma spraying, at least in certain sections, with additional electrically conductive material. As a result, a greater layer thickness than the predefined layer thickness and/or a larger conductor track width than the predefined conductor track width is obtained. Furthermore, a circuit carrier for electronic components is specified.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for producing a circuit carrier for electronic components, the method comprising: providing a carrier material layer composed of an electrically insulating material having a first surface and a second surface, which is arranged parallel to the first surface, and a connection layer on at least one of the first and second surfaces of the carrier material layer, the connection layer having a predefined layer thickness and including a plurality of electrically conductive connections with a predefined conductor track width; reinforcing at least some of the connections, at least in sections thereof, by plasma spraying with additional electrically conductive material, to form reinforced connections, at least in sections thereof, with a conductor track width that is greater than the predefined conductor track width; and thereby applying the additional material at least in places areally on a soldering resist or directly on the carrier material layer. 2. The method according to claim 1 , wherein the step of providing the carrier material layer with the connection layer comprises providing a standard circuit board with the electrical connections, and the reinforcing step comprises subsequently applying additional material on some of the connections of the standard circuit board. 3. The method according to claim 1 , wherein the step of providing the carrier material layer with the said connection layer comprises the following steps: providing a first ply composed of the electrically insulating material, and a further connection layer of a predefined layer thickness on the first ply; reinforcing the further connection layer, at least in sections thereof, with the additional electrically conductive material by plasma spraying, to obtain a layer thickness greater than the predefined layer thickness; providing a second ply composed of the electrically insulating material; joining together the first ply and the second ply, to thereby arrange the further connection layer internally inside the carrier material layer; and applying the said connection layer; and forming the further connection layer in such a way that the further connection layer occupies an area region of the circuit carrier which is arranged underneath a component in a direction orthogonally to the first or second surface, and the area region is reinforced by the plasma spraying at least in section with the additional electrically conductive material. 4. The method according to claim 1 , which comprises applying a metal selected from the group consisting of copper, aluminum and bronze as additional electrically conductive material during the plasma spraying. 5. The method according to claim 1 , which comprises applying the additional material areally on the soldering resist, with the soldering resist covering the connection layer arranged on the first and/or the second surface. 6. The method according to claim 1 , which comprises forming the reinforced connections with a layer thickness that is greater than the predefined layer thickness.

Assignees

Inventors

Classifications

  • Encapsulations, e.g. protective coatings · CPC title

  • Die-attach connectors and bond wires · CPC title

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

  • comprising copper [Cu] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10276482B2 cover?
A method for manufacturing a circuit carrier for electronic components includes making available a carrier material layer made of an electrically insulating material and having at least one connecting layer which is applied at least to a first and/or second surface of the carrier material layer and has in each case a predefined layer thickness. Each connecting layer has a number of electrically…
Who is the assignee on this patent?
Continental Automotive Gmbh
What technology area does this patent fall under?
Primary CPC classification H10W70/685. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 30 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).