Hybrid high electron mobility transistor and active matrix structure
US-2016315101-A1 · Oct 27, 2016 · US
US10256276B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10256276-B2 |
| Application number | US-201615333171-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 24, 2016 |
| Priority date | Apr 27, 2015 |
| Publication date | Apr 9, 2019 |
| Grant date | Apr 9, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Hybrid high electron mobility field-effect transistors including inorganic channels and organic gate barrier layers are used in some applications for forming high resolution active matrix displays. Arrays of such high electron mobility field-effect transistors are electrically connected to thin film switching transistors and provide high drive currents for passive devices such as organic light emitting diodes. The organic gate barrier layers are operative to suppress both electron and hole transport between the inorganic channel layer and the gate electrodes of the high electron mobility field-effect transistors.
Opening claim text (preview).
What is claimed is: 1. A structure comprising: an array of high electron mobility field-effect transistors, each of the high electron mobility field-effect transistors including: an inorganic semiconductor layer; a gate electrode; first and second ohmic contacts operatively associated with the inorganic semiconductor layer, and a gate barrier layer operatively associated with the gate electrode, the gate barrier layer being positioned between the gate electrode and the inorganic semiconductor layer and operative to suppress electron and hole transport between the inorganic semiconductor layer and the gate electrode, the gate barrier layer including a first organic semiconductor layer comprising a first material for blocking holes and a second organic semiconductor layer comprised of a second material for blocking electrons, the first material being different from the second material; an array of thin film switching transistors, each of the thin film switching transistors being electrically connected to one of the high electron mobility field-effect transistors, and an array of electronic devices, each of the electronic devices being electrically connected to one of the high electron mobility field-effect transistors. 2. The structure of claim 1 , wherein the first organic semiconductor layer is positioned between the gate electrode and the second organic semiconductor layer. 3. The structure of claim 2 , further including an organic passivation layer between the inorganic semiconductor layer and the gate barrier layer. 4. The structure of claim 2 , wherein the array of electronic devices includes organic light emitting diodes. 5. The structure of claim 1 , wherein each of the high electron mobility field-effect transistors is configured as an inversion-type high electron mobility field-effect transistor. 6. The structure of claim 1 , wherein each of the high electron mobility field-effect transistors is configured as an accumulation-type high electron mobility field-effect transistor.
Circuit arrangements for operating LEDs comprising organic material, e.g. for operating organic light-emitting diodes [OLED] or polymer light-emitting diodes [PLED] · CPC title
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.