Underfill dispensing using funnels

US10249516B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10249516-B2
Application numberUS-201715643700-A
CountryUS
Kind codeB2
Filing dateJul 7, 2017
Priority dateMar 17, 2016
Publication dateApr 2, 2019
Grant dateApr 2, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Arrays of objects on a substrate having void-free underfill as well as methods and systems of forming the same include forming a void-free layer of underfill material between a substrate and an array of multiple objects positioned on the substrate. The void-free layer of underfill material is cured to form a protective cured underfill layer that provides structural support to connections between the objects and the substrate.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for underfilling an array of objects on a substrate, comprising: forming a void-free layer of underfill material between a substrate and an array of multiple objects positioned on the substrate; and curing the void-free layer of underfill material to form a protective cured underfill layer that provides structural support to connections between the objects and the substrate. 2. The method of claim 1 , further comprising filling funnel reservoirs with underfill material at multiple points on the substrate. 3. The method of claim 2 , wherein each funnel comprises a broad head configured to rest on neighboring objects and having a length configured to dispense underfill material to the layer of underfill material. 4. The method of claim 2 , wherein filling the funnel reservoirs comprises filling each funnel reservoir in sequence, such that underfill material continues to dispense from previously filled funnels while subsequent funnel reservoirs are being filled. 5. The method of claim 2 , wherein filling the funnel reservoirs comprises dispensing a predetermined volume of underfill material in to each respective funnel reservoir, said predetermined volume being sufficient to underfill neighboring objects without overflowing onto other layers. 6. The method of claim 1 , wherein the substrate is a wafer and the objects are laminates. 7. The method of claim 1 , wherein the substrate is a laminate and the objects are chips. 8. A multi-laminate wafer, comprising: an array of a plurality of laminates individually bonded to a first layer of a wafer; and a void-free layer of cured underfill material that completely fills a space between each of the plurality of laminates and the first layer. 9. The multi-laminate wafer of claim 8 , wherein the cured underfill material has a glass transition temperature of about 80° C., a coefficient of thermal expansion of about 35 ppm/° C., and a modulus of elasticity of about 7.2 GPa. 10. A multi-laminate wafer, comprising: an array of a plurality of laminates individually bonded to a first layer of a wafer; and a void-free layer of cured underfill material that completely fills a space between each of the plurality of laminates and the first layer and that does not extend between the plurality of laminates and one or more upper circuit layers. 11. The multi-laminate wafer of claim 10 , wherein the cured underfill material has a glass transition temperature of about 80° C., a coefficient of thermal expansion of about 35 ppm/° C., and a modulus of elasticity of about 7.2 GPa.

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • of bump connectors · CPC title

  • on active surfaces of flip-chip devices, e.g. underfills · CPC title

  • H10W74/012Primary

    of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10249516B2 cover?
Arrays of objects on a substrate having void-free underfill as well as methods and systems of forming the same include forming a void-free layer of underfill material between a substrate and an array of multiple objects positioned on the substrate. The void-free layer of underfill material is cured to form a protective cured underfill layer that provides structural support to connections betwee…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10W74/012. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 02 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).