Thin film transistor, manufacturing method thereof, and display device having the same

US10236308B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10236308-B2
Application numberUS-201715635479-A
CountryUS
Kind codeB2
Filing dateJun 28, 2017
Priority dateNov 4, 2016
Publication dateMar 19, 2019
Grant dateMar 19, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor includes a first blocking layer disposed on a substrate, and an active pattern disposed on the first blocking layer. The active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region. The thin film transistor further includes a gate electrode disposed on the active pattern. The channel region corresponds to a portion of the active pattern overlapped by the gate electrode. The thin film transistor additionally includes a source electrode connected to the source region, and a drain electrode connected to the drain region. The active pattern includes a first part and a second part. The first part partially overlaps with the first blocking layer, and the first part and the second part have different thicknesses from each other.

First claim

Opening claim text (preview).

What is claimed is: 1. A thin film transistor comprising: a first blocking layer disposed on a substrate; an active pattern disposed on the first blocking layer, wherein the active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region; a gate electrode disposed on the active pattern, wherein the channel region corresponds to a portion of the active pattern overlapped by the gate electrode; and a source electrode connected to the source region, and a drain electrode connected to the drain region, wherein the active pattern includes a first part and a second part, wherein the first part partially overlaps with the first blocking layer, and the first part and the second part have different thicknesses from each other, wherein the second part of the active pattern does not overlap with the first blocking layer. 2. The thin film transistor of claim 1 , wherein a thickness of the first part of the active pattern is less than a thickness of the second part of the active pattern. 3. The thin film transistor of claim 1 , wherein the drain region partially overlaps with the first blocking layer. 4. The thin film transistor of claim 3 , wherein the active pattern further comprises a drain-channel contact part disposed between the drain region and the channel region, wherein the drain-channel contact part overlaps with the first blocking layer. 5. The thin film transistor of claim 4 , wherein the drain-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed. 6. The thin film transistor of claim 5 , wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other. 7. The thin film transistor of claim 6 , wherein the drain-channel contact part has a width of about 3.5 μm or more. 8. The thin film transistor of claim 1 , further comprising a second blocking layer partially overlapping with the drain region and the channel region, and wherein the first blocking layer partially overlaps with the source region and the channel region. 9. The thin film transistor of claim 8 , wherein the first blocking layer and the second blocking layer are disposed in the same layer. 10. The thin film transistor of claim 8 , wherein the active pattern further comprises a source-channel contact part disposed between the source region and the channel region, and a drain-channel contact part disposed between the drain region and the channel region, wherein the source-channel contact part overlaps with the first blocking layer, and the drain-channel contact part overlaps with the second blocking layer. 11. The thin film transistor of claim 10 , wherein the source-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed, and wherein the drain-channel contact part is covered by the second blocking layer to block light that is incident onto the first surface of the substrate. 12. The thin film transistor of claim 11 , wherein the source-channel contact part partially extends into the channel region from a point at which the channel region and the source region are in contact with each other, and wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other. 13. The thin film transistor of claim 12 , wherein each of the source-channel contact part and the drain-channel contact part has a width of about 3.5 μm or more. 14. The thin film transistor of claim 1 , wherein the first blocking layer overlaps with the channel region, the source region, and the drain region. 15. The thin film transistor of claim 1 , wherein the first blocking, layer includes a metal. 16. A thin film transistor comprising: first blocking layer disposed on a substrate; an active pattern disposed on the first blocking layer, wherein the active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region; a gate electrode disposed on the active pattern, wherein the channel region corresponds to a portion of the active pattern overlapped by the gate electrode; and a source electrode connected to the source region, and a drain electrode connected to the drain region, wherein the active pattern includes a first part and a second part, wherein the first part partially overlaps with the first blocking layer, wherein a thickness of the first part of the active pattern extending from a first edge of the first blocking layer to a second edge of the first blocking layer is constant and less than a thickness of the second part of the active pattern. 17. The thin film transistor of claim 16 , wherein the second part of the active pattern does not overlap with the first blocking layer. 18. The thin film transistor of claim 16 , wherein the drain region partially overlaps with the first blocking layer. 19. The thin film transistor of claim 18 , wherein the active pattern further comprises a drain-channel contact part disposed between the drain region and the channel region, wherein the drain-channel contact part overlaps with the first blocking layer. 20. The thin film transistor of claim 19 , wherein the drain-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed. 21. The thin film transistor of claim 20 , wherein the drain-channel contact part partially extends into the channel region from a point at which the channel region and the drain region are in contact with each other. 22. The thin film transistor of claim 21 , wherein the drain-channel contact part has a width of about 3.5 μm or more. 23. The thin film transistor of claim 16 , further comprising a second blocking layer partially overlapping with the drain region and the channel region, and wherein the first blocking layer partially overlaps with the source region and the channel region. 24. The thin film transistor of claim 23 , wherein the first blocking layer and the second blocking layer are disposed in the same layer. 25. The thin film transistor of claim 23 , wherein the active pattern further comprises a source-channel contact part disposed between the source region and the channel region, and a drain-channel contact part disposed between the drain region and the channel region, wherein the source-channel contact part overlaps with the first blocking layer, and the drain-channel contact part overlaps with the second blocking layer. 26. The thin film transistor of claim 25 , wherein the source-channel contact part is covered by the first blocking layer to block light that is incident onto a surface of the substrate, on which the active pattern is not disposed, and wherein the drain-channel contact part is covered by the second blocking layer to block light that is incident onto the first surface of the substrate. 27. The thin film transistor of claim 26 , wherein the source-channel contact part partially extends into the channel region from a point at which the channel region and the s

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10236308B2 cover?
A thin film transistor includes a first blocking layer disposed on a substrate, and an active pattern disposed on the first blocking layer. The active pattern includes a source region, a drain region, and a channel region disposed between the source region and the drain region. The thin film transistor further includes a gate electrode disposed on the active pattern. The channel region correspo…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/1248. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 19 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).