Data communication based on frequency

US10225119B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10225119-B2
Application numberUS-201514786104-A
CountryUS
Kind codeB2
Filing dateJul 9, 2015
Priority dateJul 9, 2015
Publication dateMar 5, 2019
Grant dateMar 5, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems and techniques for communicating data as a function of frequency are presented. In an implementation, a system includes a microelectromechanical systems (MEMS) sensor, a digital signal processor and a frequency detection circuit. The digital signal processor is coupled to the MEMS sensor. The frequency detection circuit receives data encoded as a function of frequency from the digital signal processor via a clock communication channel.

First claim

Opening claim text (preview).

What is claimed is: 1. A system, comprising: a microelectromechanical systems (MEMS) sensor; a digital signal processor coupled to the MEMS sensor; and a frequency detection circuit configured to receive data encoded as a function of frequency from the digital signal processor via a clock communication channel, wherein the digital signal processor is configured to transmit the data at a first frequency to represent a start of a communication with the frequency detection circuit, and to transmit the data at a second frequency to represent an end of the communication with the frequency detection circuit. 2. The system of claim 1 , wherein the digital signal processor comprises a clock pin, and wherein the clock pin is utilized for transmission of the data to the frequency detection circuit. 3. The system of claim 1 , wherein the digital signal processor is configured to transmit the data at a third frequency to represent a first Boolean value, and to transmit the data at a fourth frequency to represent a second Boolean value. 4. The system of claim 3 , wherein the frequency detection circuit is configured to decode the data as the first Boolean value in response to detection of the data at the third frequency. 5. The system of claim 3 , wherein the frequency detection circuit is configured to decode the data as the second Boolean value in response to detection of the data at the fourth frequency. 6. The system of claim 3 , wherein the digital signal processor is configured to transmit the data at a fifth frequency to initiate an operation associated with the frequency detection circuit. 7. The system of claim 6 , wherein the frequency detection circuit is configured to transmit other data associated with the operation to the digital signal processor via a data communication channel. 8. The system of claim 7 , wherein the digital signal processor comprises a data pin, and wherein the data pin is utilized to receive the other data from the frequency detection circuit. 9. The system of claim 1 , wherein the frequency detection circuit is associated with a digital microphone. 10. The system of claim 1 , wherein the digital signal processor is associated with a codec. 11. A method, comprising: transmitting, by a digital signal processor coupled to a microelectromechanical systems (MEMS) sensor, a data signal at a first frequency to represent a start of a communication with a device configured to receive the data signal via a clock communication channel; transmitting, by the digital signal processor, data that is encoded as a function of frequency via the data signal; and transmitting, by the digital signal processor, the data signal at a second frequency to represent a stop of the communication with the device. 12. The method of claim 11 , wherein the transmitting the data comprises transmitting the data signal at a third frequency to represent a first data value. 13. The method of claim 12 , wherein the transmitting the data comprises transmitting the data signal at a fourth frequency to represent a second data value. 14. The method of claim 11 , wherein the transmitting the data comprises transmitting the data via the clock communication channel. 15. The method of claim 11 , further comprising: transmitting, by the digital signal processor, the data signal at a third frequency to initiate a read back communication operation associated with the device. 16. A device, comprising: a processor that is coupled to a microelectromechanical systems (MEMS) sensor and is configured to transmit a data signal at a first frequency to represent a beginning of a communication with another device configured to receive the data signal via a clock communication channel, transmit data via the data signal that is encoded as a function of frequency, and transmit the data signal at a second frequency to represent an end of the communication with the other device. 17. The device of claim 16 , wherein the processor comprises a frequency encoder component configured to encode the data as a function of the frequency. 18. The device of claim 16 , wherein the processor is configured to transmit the data signal via the clock communication channel. 19. The device of claim 16 , wherein the processor is configured to transmit the data at a third frequency to represent a first Boolean value, and to transmit the data at a fourth frequency to represent a second Boolean value. 20. A device, comprising: a digital signal processor coupled to a microelectromechanical systems (MEMS) sensor; and a frequency detection circuit configured to receive, from the digital signal processor via a clock communication channel, a data signal at a first frequency that represents a beginning of a communication, receive the data signal at a second frequency that represents encoded data, receive the data signal at a third frequency representing an end of the communication, and decode the encoded data based on a set of defined frequencies. 21. The device of claim 20 , wherein the digital signal processor comprises a clock pin, and wherein the clock pin is utilized for transmission of the data signal to the frequency detection circuit. 22. The device of claim 20 , wherein the digital signal processor comprises a data pin, and wherein the data pin is utilized to receive another data signal from the frequency detection circuit.

Assignees

Inventors

Classifications

  • Frequency regulation arrangements · CPC title

  • H04L27/122Primary

    using digital generation of carrier signals (digital function generators G06F1/02, H04L17/10; generating pulses having stepped portions using digital techniques H03K4/026) · CPC title

  • H04L27/10Primary

    Frequency-modulated carrier systems, i.e. using frequency-shift keying (H04L27/32 takes precedence) · CPC title

  • using at least two phase detectors or a frequency and phase detector in the loop · CPC title

  • with simultaneous transmission of different frequencies each representing one code element · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10225119B2 cover?
Systems and techniques for communicating data as a function of frequency are presented. In an implementation, a system includes a microelectromechanical systems (MEMS) sensor, a digital signal processor and a frequency detection circuit. The digital signal processor is coupled to the MEMS sensor. The frequency detection circuit receives data encoded as a function of frequency from the digital s…
Who is the assignee on this patent?
Invensense Inc
What technology area does this patent fall under?
Primary CPC classification H04L27/122. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).