Vertical P-type, N-type, P-type (PNP) junction integrated circuit (IC) structure
US-9837514-B2 · Dec 5, 2017 · US
US10211324B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10211324-B2 |
| Application number | US-201715795884-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 27, 2017 |
| Priority date | Aug 12, 2014 |
| Publication date | Feb 19, 2019 |
| Grant date | Feb 19, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Various particular embodiments include an integrated circuit (IC) structure having: a stack region; and a silicon substrate underlying and contacting the stack region, the silicon substrate including: a silicon region including a doped subcollector region; a set of isolation regions overlying the silicon region; a base region between the set of isolation regions and below the stack region, the base region including an intrinsic base contacting the stack region, an extrinsic base contacting the intrinsic base and the stack region, and an amorphized extrinsic base contact region contacting the extrinsic base; a collector region between the set of isolation regions; an undercut collector-base region between the set of isolation regions and below the base region; and a collector contact region contacting the collector region under the intrinsic base and the collector-base region via the doped subcollector region.
Opening claim text (preview).
We claim: 1. An integrated circuit (IC) structure comprising: a stack region; and a silicon substrate underlying and contacting the stack region, the silicon substrate including: a silicon region including a doped subcollector region; a set of isolation regions overlying the silicon region; a base region between the set of isolation regions and below the stack region, the base region including an intrinsic base contacting the stack region, an extrinsic base contacting the intrinsic base and the stack region, and an amorphized extrinsic base contact region contacting the extrinsic base; a collector region between the set of isolation regions; an undercut collector-base region between the set of isolation regions and below the base region; and a collector contact region contacting the collector region under the intrinsic base and the undercut collector-base region via the doped subcollector region, wherein the undercut collector-base region does not extend laterally beyond the amorphized extrinsic base contact region, and wherein the undercut collector-base region abuts one of the isolation regions in the set and the amorphized extrinsic base contact region. 2. An integrated circuit (IC) structure comprising: a stack region; and a silicon substrate underlying and contacting the stack region, the silicon substrate including: a silicon region including a doped subcollector region; a set of isolation regions overlying the silicon region; a base region between the set of isolation regions and below the stack region, the base region including an intrinsic base contacting the stack region, an extrinsic base contacting the intrinsic base and the stack region, and an amorphized extrinsic base contact region contacting the extrinsic base; a collector region between the set of isolation regions; an undercut collector-base region between the set of isolation regions and below the base region, wherein the undercut collector-base region does not extend laterally beyond the set of isolation regions; and a collector contact region contacting the collector region under the intrinsic base and the undercut collector-base region via the doped subcollector region, wherein the undercut collector-base region does not extend laterally beyond the amorphized extrinsic base contact region.
by selectively depositing, e.g. by using selective CVD or plating · CPC title
of trenches having shapes other than rectangular or V-shape (H10W10/0143 takes precedence) · CPC title
formed using trench refilling with dielectric materials, e.g. shallow trench isolations · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.