Semiconductor device
US-2024363707-A1 · Oct 31, 2024 · US
US10170358B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10170358-B2 |
| Application number | US-201514730581-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 4, 2015 |
| Priority date | Jun 4, 2015 |
| Publication date | Jan 1, 2019 |
| Grant date | Jan 1, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of forming an electrical transmission structure that includes forming an opening through an interlevel dielectric layer to expose at least one electrically conductive feature and forming a shield layer on the opening. A gouge is formed in the electrically conductive feature through the opening using a subtractive method during which the shield layer protects the interlevel dielectric layer from being damaged by the subtractive method. A contact is formed within the opening in electrical communication with the at least one electrically conductive feature.
Opening claim text (preview).
What is claimed is: 1. An interconnect structure comprising: an interlevel dielectric layer on an electrically conductive feature; an opening in the interlevel dielectric layer, the opening including a first width at a first depth into the interlevel dielectric layer, and a second width at a second depth that is greater than the first depth, wherein the second width is less than the first width of the opening and includes a portion of the opening that extends through the entirety of the interlevel dielectric layer into contact with the electrically conductive feature; a conformal metal nitride layer present on vertical and horizontal surfaces of the opening, wherein the metal nitride layer is present directly on the interlevel dielectric layer; a shield liner present over vertical sidewalls of the opening directly on the conformal metal nitride layer, wherein the conformal metal nitride layer is present between the interlevel dielectric layer and the shield liner; and a contact extending through the opening into direct contact with the shield liner, the conformal metal nitride layer, and the electrically conductive feature, wherein a gouge is present at the interface of the contact and the electrically conductive feature. 2. The interconnect structure of claim 1 , wherein the electrically conductive feature is a metal line. 3. The interconnect structure of claim 1 , wherein the via opening has a substantially circular or multi-sided cross section. 4. The interconnect structure of claim 1 , wherein the gouge includes angled sidewalls extending to a substantially planar base, or the gouge includes angled sidewalls extending to an apex at a base of the gouge. 5. The interconnect structure of claim 1 , wherein the shield liner is comprised of a dielectric or electrically conductive material. 6. The interconnect structure of claim 1 , wherein the shield liner has a thickness ranging from 3 nm to 150 nm. 7. The interconnect structure of claim 1 further comprising a conformal metal nitride layer present on vertical and horizontal surfaces of the opening.
Copper alloys · CPC title
Barrier, adhesion or liner layers · CPC title
using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning · CPC title
in via holes or trenches · CPC title
by selectively depositing, e.g. by using selective CVD or plating · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.