Apparatus and methods power amplifier biasing
US-9667203-B2 · May 30, 2017 · US
US10135397B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10135397-B2 |
| Application number | US-201715655810-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 20, 2017 |
| Priority date | Nov 28, 2016 |
| Publication date | Nov 20, 2018 |
| Grant date | Nov 20, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A boost circuit for use in a power amplifier includes a voltage-to-voltage generator, a voltage-to-current converter, and a differential current generator. The voltage-to-voltage generator is configured to generate a converting voltage according to a reference voltage, wherein the absolute value of the slope at the rising edge of the converting voltage is smaller than the absolute value of the slope at the rising edge of the reference voltage. The voltage-to-current converter is configured to generate first current according to the converting voltage, wherein the waveform of the first current corresponds to the waveform of the converting voltage. The differential current generator is configured to generator second current associated with the waveform of the reference voltage, thereby outputting operational current whose value is associated with the first current and the second current.
Opening claim text (preview).
What is claimed is: 1. A boost circuit for use in a power amplifier comprising: an input end arranged to output a reference voltage; a first output end arranged to output an operational current; a reference end arranged to couple to a reference level; a voltage-to-voltage generator coupled to the input end and configured to generate a converting voltage according to the reference voltage, wherein an absolute value of a rising edge slope on a waveform of the converting voltage is smaller than an absolute value of a rising edge slope on a waveform of the reference voltage or an absolute value of a falling edge slope on the waveform of the converting voltage is smaller than an absolute value of a falling edge slope on the waveform of the reference voltage; a voltage-to-current generator coupled to the voltage-to-voltage generator and configured to convert the converting voltage into a first current, wherein a waveform of the first current corresponds to a waveform of the converting voltage; and a differential current generator coupled between the input end and the voltage-to-current generator and configured to generate a second current associated the waveform the reference voltage and output the operational current, wherein the operational current is associated with the first current and the second current. 2. The boost circuit of claim 1 wherein the voltage-to-voltage generator comprises: a first bipolar junction transistor (BJT) having a collector, an emitter and a base, wherein a collector current flows through the collector, an emitter current flows through the emitter and a base current flows through the base; a first capacitor configured to sense a variation of the reference voltage and generate the base current accordingly; a first resistor coupled between the input end and the collector of the first BJT and configured to generate the converting voltage associated with the waveform of the reference voltage and the waveform of the collector current; and a second resistor configured to adjust a time constant of the emitter current. 3. The boost circuit of claim 2 , wherein the second resistor is coupled between the reference end and the emitter of the first BJT or coupled between the first capacitor end and the base of the first BJT. 4. The boost circuit of claim 2 further comprising a switching device having: a first end coupled to the first capacitor and the base of the first BJT; and a second end coupled to the reference end. 5. The boost circuit of claim 4 , wherein the switching device comprises a diode having: a cathode coupled to the first capacitor and the base of the first BJT; and an anode coupled to the reference end. 6. The boost circuit of claim 2 , wherein the voltage-to-current generator comprises: a second BJT including: a base coupled between the first resistor and the collector of the first BJT; an emitter; and a collector; a third BJT including: a base coupled to the emitter of the second BJT; an emitter; and a collector coupled to the collector of the second BJT; and a third resistor coupled between the reference end and the emitter of the first BJT. 7. The boost circuit of claim 2 , wherein the voltage-to-current generator comprises: a second BJT including: a base coupled between the first resistor and the collector of the first BJT; an emitter; and a collector; a third BJT including: a base; an emitter coupled to the reference end; and a collector coupled to the base of the third BJT; and a third resistor coupled between the emitter of the second BJT and the collector of the third BJT. 8. The boost circuit of claim 1 , wherein the voltage-to-voltage generator comprises: a first resistor; a second resistor; a third resistor; a fourth resistor; a first BJT including: a base coupled between the third resistor and the fourth resistor; an emitter coupled to the reference end; and a collector coupled to the input end via the first resistor; a second BJT including: a base coupled between the first resistor and the collector of the first BJT; an emitter coupled to the reference end; and a collector coupled to the input end via the second resistor; and a first capacitor coupled between the collector of the second BJT and the reference end. 9. The boost circuit of claim 8 , wherein the voltage-to-current generator comprises: a third BJT including: a base coupled between the second resistor and the collector of the first BJT; an emitter; and a collector; a fourth BJT including: a base coupled to the emitter of the third BJT; an emitter; and a collector coupled to the collector of the third BJT; and a fifth resistor coupled between the emitter of the fourth BJT and the reference end. 10. The boost circuit of claim 8 , wherein the voltage-to-current generator comprises: a third BJT including: a base coupled between the second resistor and the collector of the second BJT; an emitter; and a collector; a fourth BJT including: a base; an emitter coupled to the reference end; and a collector coupled to the base of the fourth BJT; and a fifth resistor coupled between the emitter of the third BJT and the collector of the fourth BJT. 11. The boost circuit of claim 1 , wherein the differential current generator includes a resistor which includes: a first end coupled to the input end; and a second end coupled between the voltage-to-current generator and the first output end. 12. The boost circuit of claim 1 , wherein: the reference voltage changes from a first voltage to a second voltage during a period and remains at the second voltage for a predetermined period of time; and a value of the converting voltage gradually approaches a value of the second voltage during the predetermined period of time. 13. The boost circuit of claim 12 , wherein the voltage-to-voltage generator comprises a slow-ramp generator which gradually increases or decreases the rising edge slope or the falling edge slope on the waveform of the converting voltage. 14. The boost circuit of claim 1 , wherein the first output end is coupled to a converting circuit which is configured to generate an operational signal on a second output end according to the operational current. 15. The boost circuit of claim 14 , wherein the converting circuit comprises: a fifth BJT including: a base; an emitter; and a collector coupled to the base of the fifth BJT; a sixth BJT including: a base coupled to the emitter of the fifth BJT; an emitter coupled to the reference end; and a collector coupled to the base of the sixth BJT; a seventh BJT including: a bas coupled to the collector of the fifth BJT; an emitter coupled to the second output end; and a collector; and a sixth resistor coupled between the input end and the collector of the fifth BJT. 16. The boost circuit of claim 1 , wherein the voltage-to-voltage generator includes a transconductance amplifier. 17. The boost circuit of claim 1 , wherein a value of the operational current is equal to a difference between the second current and the first current. 18. The boost circuit of claim 1 , wherein the reference level is a ground level. 19. A boost circuit for use in a power amplifier comprising: an input end arranged to output a reference voltage, wherein the reference voltage changes from a first voltage to a second voltage during a period and remains at the second voltage for a predetermined period of time; a first output end arranged to output an operational current; a
using Darlington amplifiers · CPC title
with semiconductor devices only {(H03F3/245 takes precedence)} · CPC title
using supply converters · CPC title
in bipolar transistor amplifiers (H03F1/303, H03F1/305, H03F1/307 take precedence) · CPC title
the bias of the gate of a FET being controlled by a control signal · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.