Hybrid junction field-effect transistor and active matrix structure

US10128452B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10128452-B2
Application numberUS-201715447089-A
CountryUS
Kind codeB2
Filing dateMar 1, 2017
Priority dateFeb 19, 2014
Publication dateNov 13, 2018
Grant dateNov 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Junction field-effect transistors including inorganic channels and organic gate junctions are used in some applications for forming high resolution active matrix displays. Arrays of such junction field-effect transistors are electrically connected to thin film switching transistors and provide high drive currents for passive devices such as organic light emitting diodes.

First claim

Opening claim text (preview).

What is claimed is: 1. A structure comprising: an array of junction field-effect transistors, each of the junction field-effect transistors including: a doped inorganic semiconductor layer; a gate electrode; first and second ohmic contacts operatively associated with the inorganic semiconductor layer, and a gate junction structure operatively associated with the gate electrode, the gate junction structure being positioned between the gate electrode and the inorganic semiconductor layer and including an organic semiconductor layer for suppressing the injection of the charge carriers having a first charge type from the gate electrode into the inorganic semiconductor layer, the charge carriers having the first charge type corresponding to majority carriers in the inorganic semiconductor layer; an array of thin film switching transistors, each of the thin film switching transistors being electrically connected to one of the junction field-effect transistors, and an array of electronic devices, each of the electronic devices being electrically connected to one of the junction field-effect transistors. 2. The structure of claim 1 , wherein the inorganic semiconductor layer comprises crystalline silicon. 3. The structure of claim 1 , wherein the gate junction structure of each junction field-effect transistor is further configured for suppressing the injection of charge carriers having a second charge type from the inorganic semiconductor layer into the gate electrode, the second charge type corresponding to minority carriers in the inorganic semiconductor layer, and for passivating a surface of the inorganic semiconductor layer. 4. The structure of claim 3 , further including an electrically insulating layer, wherein each of the thin film switching transistors further includes an inorganic semiconductor channel layer adjoining a first side of the electrically insulating layer and the inorganic semiconductor layer of each junction field-effect transistor adjoins a second side of the electrically insulating layer. 5. The structure of claim 4 , wherein the doped inorganic semiconductor layer of each junction field-effect transistor further includes a channel region and source/drain regions adjoining the channel region, each source/drain region having a higher doping level than the doping level of the channel region, the ohmic contacts directly contacting the source/drain regions. 6. The structure of claim 4 , wherein the electrically insulating layer includes a buried oxide layer. 7. The structure of claim 6 , further including via conductors extending through the buried oxide layer and electrically connecting each thin film switching transistor to one of the junction field-effect transistors. 8. The structure of claim 4 , further including a planarization layer on the array of thin film switching transistors and a support substrate on the planarization layer. 9. The structure of claim 8 , wherein the support substrate is flexible. 10. The structure of claim 8 , further including a passivation layer on the array of junction field-effect transistors. 11. The structure of claim 4 , further including a plurality of highly doped contact regions adjoining the second side of the electrically insulating layer.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10128452B2 cover?
Junction field-effect transistors including inorganic channels and organic gate junctions are used in some applications for forming high resolution active matrix displays. Arrays of such junction field-effect transistors are electrically connected to thin film switching transistors and provide high drive currents for passive devices such as organic light emitting diodes.
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H01L51/0508. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).