Method for manufacturing a power semiconductor device

US10103227B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10103227-B2
Application numberUS-201715669537-A
CountryUS
Kind codeB2
Filing dateAug 4, 2017
Priority dateOct 17, 2011
Publication dateOct 16, 2018
Grant dateOct 16, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing a power semiconductor device includes: forming a drift region of a first conductivity type, a second emitter region of a second conductivity type, a pn-junction between the second emitter region and drift region, and a first emitter region having a first doping region of the first conductivity type and a second doping region of the first conductivity type; forming a first emitter metallization in contact with the first emitter region to form an ohmic contact between the first emitter metallization and the first doping region, and to form a non-ohmic contact between the first emitter metallization and the second doping region; and forming a second emitter metallization in contact with the second emitter region. The first emitter region is formed using a mask that is aligned with respect to the second emitter region, so that the first and second doping regions are formed in aligned relation.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a power semiconductor device, the method comprising: forming a drift region of a first conductivity type, a second emitter region of a second conductivity type, a pn-junction between the second emitter region and the drift region, and a first emitter region comprising a first doping region of the first conductivity type and a second doping region of the first conductivity type; forming a first emitter metallization in contact with the first emitter region to form an ohmic contact between the first emitter metallization and the first doping region of the first emitter region, and to form a non-ohmic contact between the first emitter metallization and the second doping region of the first emitter region; and forming a second emitter metallization in contact with the second emitter region, wherein the first emitter region is formed using a mask that is aligned with respect to the second emitter region, so that the first doping region is formed in aligned relation with the second emitter region. 2. A method according to claim 1 , further comprising: implanting first dopants of a first doping type into the first doping region; and implanting second dopants of the first doping type into the second doping region, the second dopants being different than the first dopants. 3. A method according to claim 1 , further comprising implanting dopants into the first doping region with a higher dose than into the second doping region. 4. A method according to claim 1 , wherein forming the first emitter metallization comprises: forming a first metal region comprised of a first metal in contact with the first doping region of the first emitter region; and forming a second metal region comprised of a second metal different than the first metal in contact with the second doping region of the first emitter region. 5. A method according to claim 1 , further comprising implanting protons to form a field stop region adjacent the first emitter region. 6. A method according to claim 1 , further comprising modifying a surface of the first emitter region by at least one of implanting non-doping elements, and locally or globally porosifying the surface of the first emitter region. 7. A method according to claim 1 , wherein the non-ohmic contact is a Schottky contact. 8. A method according to claim 1 , wherein the first doping region has a higher surface doping concentration than the second doping region. 9. A method according to claim 8 , wherein the first doping region has a surface doping concentration of at least 10 19 /cm 3 . 10. A method according to claim 8 , wherein the second doping region has a surface doping concentration of less than 10 19 /cm 3 . 11. A method according to claim 2 , wherein the second dopants are selected from the group consisting of selenium, sulphur, titanium, and bismuth. 12. A method according to claim 1 , wherein the drift region has a doping concentration lower than the doping concentration of the first doping region of the emitter region and is at least in direct contact with the first doping region of the emitter region. 13. A method according to claim 5 , wherein the field stop region has a doping concentration higher than the doping concentration of the drift region and lower than the doping concentration of the first doping region of the emitter region. 14. A method according to claim 1 , wherein the second doping region is formed by portions of the drift region. 15. A method according to claim 1 , wherein the second emitter region is formed using a mask. 16. A method according to claim 1 , wherein the first and the second emitter metallizations are formed on opposite sides of the power semiconductor.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10103227B2 cover?
A method for manufacturing a power semiconductor device includes: forming a drift region of a first conductivity type, a second emitter region of a second conductivity type, a pn-junction between the second emitter region and drift region, and a first emitter region having a first doping region of the first conductivity type and a second doping region of the first conductivity type; forming a f…
Who is the assignee on this patent?
Infineon Technologies Austria Ag
What technology area does this patent fall under?
Primary CPC classification H01L29/0688. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 16 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).