Control circuit, control method and flyback converter

US10097076B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10097076-B2
Application numberUS-201715673055-A
CountryUS
Kind codeB2
Filing dateAug 9, 2017
Priority dateApr 24, 2015
Publication dateOct 9, 2018
Grant dateOct 9, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In one embodiment, a control circuit can include: a voltage feedback circuit configured to obtain a voltage feedback signal that represents an output voltage of the power stage circuit; a set signal generator configured to output a set signal when a secondary current crosses zero or a voltage sampling signal reaches a valley value; a reset signal generator configured to output a reset signal in a constant on time mode when the voltage feedback signal is greater than a first voltage threshold value, and to output the reset signal in a peak current mode when the voltage feedback signal is less than the first voltage threshold value; and a logic circuit configured to activate a switching control signal according to the set signal, and to deactivate the switching control signal according to the reset signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A control circuit configured to control a switch-type converter, the control circuit comprising: a) a voltage feedback circuit configured to obtain a voltage feedback signal that represents an output voltage of said switch-type converter; b) a set signal generator configured to generate a set signal; c) a reset signal generator configured to output a reset signal in a constant on time mode when said output voltage is established, and to output said reset signal in a peak current mode according to at least two different current threshold values in response to a transition of an input voltage of said switch-type converter, wherein at least one of said current threshold values is a piecewise function of said voltage feedback signal; and d) a logic circuit configured to activate a switching control signal according to said set signal, and to deactivate said switching control signal according to said reset signal, wherein said switching control signal is configured to control a power switch of said switch-type converter. 2. The control circuit of claim 1 , wherein said reset signal generator comprises: a) a current threshold value generator configured to output a first current threshold value when said voltage feedback signal is less than said a first voltage threshold value, and to output a delayed current threshold value when said voltage feedback signal is greater than said first voltage threshold value, wherein said first current threshold value is less than said delayed current threshold value; b) a comparator configured to compare a primary current sampling signal against a current threshold value, and to output a peak indication signal; c) a time threshold value generator configured to output a constant on time threshold value when said voltage feedback signal is greater than said first voltage threshold value, and to output a delayed time threshold value when said voltage feedback signal is less than said first voltage threshold value, wherein said constant on time threshold value is less than said delayed time threshold value; d) a timing circuit configured to generate a timing signal according to a time threshold value for representing that said switching control signal has been active for a time corresponding to said time threshold value; and e) a reset logic circuit configured to generate said reset signal according to said timing signal and said peak indication signal. 3. The control circuit of claim 1 , wherein said reset signal generator is configured to output said reset signal when said voltage feedback signal is less than a first voltage threshold value and greater than a second voltage threshold value, and to output said reset signal when said voltage feedback signal is less than said second voltage threshold value. 4. The control circuit of claim 3 , wherein said reset signal generator comprises: a) a current threshold value generator configured to output said first current threshold value when said voltage feedback signal is less than said first voltage threshold value and greater than said second voltage threshold value, to output said second current threshold value when said voltage feedback signal is less than said second voltage threshold value, and to output said delayed current threshold value when said voltage feedback signal is greater than said first voltage threshold value, wherein said delayed current threshold value is greater than said first and second current threshold values; b) a comparator configured to compare a primary current sampling signal against a current threshold value, and to output a peak indication signal; c) a time threshold value generator configured to output a constant on time threshold value when said voltage feedback signal is greater than said first voltage threshold value, and to output a delayed time threshold value when said voltage feedback signal is less than said first voltage threshold value, wherein said constant on time threshold value is less than said delayed time threshold value; d) a timing circuit configured to generate a timing signal according to a time threshold value representing that said switching control signal has been active for a time corresponding to said time threshold value; and e) a reset logic circuit configured to generate said reset signal according to said timing signal and said peak indication signal. 5. The control circuit of claim 1 , wherein said control circuit is configured to control said switch-type converter to operate in a peak current mode in a start-up state of said switch-type converter or when said input voltage of said switch-type converter switches from high to low. 6. The control circuit of claim 1 , wherein said set signal is generated when an inductor current crosses zero. 7. The control circuit of claim 1 , wherein said set signal is generated when a voltage sampling signal reaches a valley value. 8. A method of controlling a switch-type converter, the method comprising: a) obtaining a voltage feedback signal representing an output voltage of said switch-type converter; b) controlling said switch-type converter to operate in a constant on time mode when said output voltage of said switch-type converter is established; and c) controlling said switch-type converter to operate in a peak current mode according to at least two different current threshold values in response to a transition of an input voltage of said switch-type converter, wherein at least one of said current threshold values is a piecewise function of said voltage feedback signal. 9. A method of controlling a switch-type converter, the method comprising: a) obtaining a voltage feedback signal representing an output voltage of said switch-type converter; b) controlling said switch-type converter to operate in a constant on time mode when said output voltage of said switch-type converter is established in accordance with said voltage feedback signal; and c) controlling said switch-type converter to operate in a peak current mode in a start-up state in response to a transition of an input voltage of said switch-type converter. 10. The method of claim 9 , wherein when said voltage feedback signal is lower than a reference voltage, said peak current mode is achieved in accordance with a current threshold, and when said voltage feedback signal is higher than said reference voltage, said peak current mode is achieved in accordance with error information of said voltage feedback signal. 11. The method of claim 10 , wherein at the beginning of said start-up state, said current threshold is controlled to be lower, and when said voltage feedback signal is increased and lower than a first voltage, said current threshold is controlled to be increased. 12. The method of claim 10 , wherein at the beginning of said start-up state, the value of said current threshold is predetermined in accordance with parameters of said switch-type converter. 13. The method of claim 9 , further comprising controlling said switch-type converter to operate from constant on time mode to peak current mode when said input voltage switches from high to low. 14. The method of claim 13 , wherein when said voltage feedback signal is lower than a voltage threshold, said switch-type converter is controlled to operate from constant on time mode to peak current mode.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Arrangements for improving power factor of AC input · CPC title

  • Cross-Sectional Technologies · mapped topic

  • Cross-Sectional Technologies · mapped topic

  • H02M1/08Primary

    Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10097076B2 cover?
In one embodiment, a control circuit can include: a voltage feedback circuit configured to obtain a voltage feedback signal that represents an output voltage of the power stage circuit; a set signal generator configured to output a set signal when a secondary current crosses zero or a voltage sampling signal reaches a valley value; a reset signal generator configured to output a reset signal in…
Who is the assignee on this patent?
Silergy Semiconductor Technology Hangzhou Ltd
What technology area does this patent fall under?
Primary CPC classification H02M1/08. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 09 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).