Interface bus combining
US-11886228-B2 · Jan 30, 2024 · US
US10089273B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10089273-B2 |
| Application number | US-201615235135-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 12, 2016 |
| Priority date | Aug 14, 2015 |
| Publication date | Oct 2, 2018 |
| Grant date | Oct 2, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This invention relates to a dynamically addressable master-slave system and a method for dynamic addressing of slave units, wherein a master unit and a plurality of slave units are provided and the slave units are connected to the master unit via a bus system and can receive at least one broadcast command from the master unit via the bus line of the bus system, wherein the master-slave system is configured such that the master unit can send respective broadcast commands to the slave units, on the one hand, for activation, and on the other hand, for performing the dynamic addressing process of slave addresses, and wherein the slave units each comprise an address input and an address output and are serially connected via an address line that is separate from the bus line.
Opening claim text (preview).
The invention claimed is: 1. A method for dynamic addressing of n slave units of a master-slave systems including a master unit and a number of n slave units, wherein the slave units are connected to the master unit via a bus system and can receive at least one broadcast command from the master unit via the bus line of the bus system, wherein the master-slave system is configured such that the master unit can send respective broadcast commands to the slave units, on the one hand, for activation, and on the other hand, for performing the dynamic addressing process of slave addresses, and wherein the slave units each comprise an address input and an address output and are serially connected via an address line separate from the bus line, the method comprising the following steps: activating of the dynamic addressing process is performed using a first broadcast command to all slave units; assigning an identical start valve address to all slave units via a bus line; performing the addressing process by increasing the input-side address value of a respective slave address of the ith slave unit by the value “1” as soon as a signal is received at the address input of the adjacent slave unit; after increasing the respective slave address of the ith slave unit, a signal at the address output is conducted to the address input of the adjacent slave unit, and the dynamic addressing process is repeated until the last address change was performed at the nth slave unit; transmitting a signal from the nth slave unit to the master unit at its output via a return line after its nth addressing, as a result the master unit detects the completion of the addressing method. 2. The method according to claim 1 , wherein the signal in the addressing process is forwarded via the address line from the one to the next slave unit using analog signals, bit-coded digital signals, signal pulse sequences, or optical signals. 3. The method according to claim 1 , wherein n slave units are provided, wherein the address output of the n−1 slave units is connected to the address input of the respective serially adjacent slave unit. 4. The method according to claim 1 , wherein activation is followed by the dynamic addressing process using the first or using another broadcast command to all slave units, wherein address allocation to the 2nd to nth slave units is performed via the address line. 5. The method according to claim 1 , wherein as soon as the slave address of the ith slave unit receives a signal at the address input from the adjacent (i−1)th slave unit and adjusts its current address value accordingly, the address value at the address input is increased by the value “1”, respectively. 6. The method according to claim 1 , wherein after increasing the slave address (A i ) of the ith slave unit, a signal at the address output is conducted to the address input of the adjacent (i+1)th slave unit, and the dynamic addressing process is repeated until n−1 address changes starting from the start value were performed at the nth slave unit. 7. The method according to claim 1 , wherein the first slave unit is not connected to the address line but gets its address via a broadcast command via the bus line. 8. The method according to claim 1 , wherein the first slave unit is connected via an address line to the master unit to get its address via the address line from the master unit. 9. The method according to claim 1 , wherein the output of the last slave unit in the serial arrangement is connected to the master unit via a return line.
Flexible bus arrangements (arrangements for maintenance or administration involving management of faults; events, alarms H04L41/06; automatic restoration of network faults H04L41/0654) · CPC title
on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title
with address mapping · CPC title
Configuration or reconfiguration · CPC title
with centralised control, e.g. polling · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.