Silicon germanium fins on insulator formed by lateral recrystallization

US10068920B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10068920-B2
Application numberUS-201615098722-A
CountryUS
Kind codeB2
Filing dateApr 14, 2016
Priority dateApr 14, 2016
Publication dateSep 4, 2018
Grant dateSep 4, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Relaxed silicon germanium fins are formed on a bulk silicon substrate through the lateral recrystallization of molten silicon germanium having high germanium content. Following formation of the silicon germanium fins, the silicon is selectively recessed. The resulting trenches are filled with electrically insulating material and then recessed down to the bottoms of the fins.

First claim

Opening claim text (preview).

What is claimed is: 1. A finned semiconductor structure comprising: a silicon substrate; a plurality of parallel silicon fins extending vertically from a top surface of the silicon substrate, wherein the plurality of parallel silicon fins are separated from each other by horizontal intervals, respectively; a dielectric layer on the silicon substrate and covering the silicon fins; and a plurality of relaxed parallel silicon germanium fins formed at the horizontal intervals, respectively, and directly contacting a top surface of the dielectric layer. 2. The finned semiconductor structure of claim 1 , wherein the plurality of relaxed parallel silicon germanium fins each have a composition of Si 1−x Ge x where x is between 0.50-0.99. 3. The finned semiconductor structure of claim 2 , wherein the plurality of relaxed parallel silicon germanium fins each are fully relaxed. 4. The finned semiconductor structure of claim 1 , wherein the plurality of relaxed parallel silicon germanium fins each have a composition of Si 1−x Ge x where x is 0.85 or greater. 5. The finned semiconductor structure of claim 1 , wherein the top surface of the dielectric layer is planar, and parallel trenches each are bounded by a respective one of the plurality of relaxed parallel silicon germanium fins and the top surface of the dielectric layer. 6. The finned semiconductor structure of claim 5 , further comprising a dielectric material within the parallel trenches. 7. The finned semiconductor structure of claim 6 , wherein the dielectric material is etched to a same level as the top surface of the dielectric layer. 8. The finned semiconductor structure of claim 7 , wherein the dielectric material and the dielectric layer form an electrically insulating layer. 9. The finned semiconductor structure of claim 8 , wherein the electrically insulating layer has a non-uniform thickness. 10. The finned semiconductor structure of claim 9 , wherein the plurality of relaxed parallel silicon germanium fins are boated above a surface of the plurality of parallel silicon fins. 11. The finned semiconductor structure of claim 10 , wherein the plurality of relaxed parallel silicon germanium fins are boated above a surface of the electrically insulating layer. 12. The finned semiconductor structure of claim 11 , wherein the plurality of relaxed parallel silicon germanium fins are located at a level different than that of the plurality of parallel silicon fins. 13. The finned semiconductor structure of claim 1 , wherein the plurality of relaxed parallel silicon germanium fins each have a height exceeding twenty-five nanometers. 14. The finned semiconductor structure of claim 1 , wherein the substrate is a bulk silicon substrate. 15. The finned semiconductor structure of claim 14 , wherein the plurality of relaxed parallel silicon germanium fins each are fully relaxed.

Assignees

Inventors

Classifications

  • Thermal treatments, e.g. annealing or sintering · CPC title

  • into insulating materials · CPC title

  • the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz · CPC title

  • the material being a silicon oxide, e.g. SiO2 · CPC title

  • Amorphous · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10068920B2 cover?
Relaxed silicon germanium fins are formed on a bulk silicon substrate through the lateral recrystallization of molten silicon germanium having high germanium content. Following formation of the silicon germanium fins, the silicon is selectively recessed. The resulting trenches are filled with electrically insulating material and then recessed down to the bottoms of the fins.
Who is the assignee on this patent?
Globalfoundries Inc
What technology area does this patent fall under?
Primary CPC classification H01L27/1211. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 04 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).