Optical I/O system using planar light-wave integrated circuit

US10054737B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10054737-B2
Application numberUS-201615352520-A
CountryUS
Kind codeB2
Filing dateNov 15, 2016
Priority dateDec 30, 2011
Publication dateAug 21, 2018
Grant dateAug 21, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Photonic components are placed on the processor package to bring the optical signal close to the processor die. The processor package includes a substrate to which the processor die is coupled, and which allows the processor die to connect to a printed circuit board. The processor package also includes transceiver logic, electrical-optical conversion circuits, and an optical coupler. The electrical-optical conversion circuits can include laser(s), modulator(s), and photodetector(s) to transmit and receive and optical signal. The coupler interfaces to a fiber that extends off the processor package. Multiple fibers can be brought to the processor package allowing for a scalable high-speed, high-bandwidth interconnection to the processor.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus, comprising: a processor package substrate, the substrate having electrical connections to interface with a printed circuit board; a processor die coupled to the package substrate; transceiver logic coupled to the processor die on the package substrate, the transceiver logic to provide electrical signal exchange between electrical-optical circuits and the processor die; the electrical-optical circuits coupled using through silicon vias (TSVs) to the transceiver logic, the electrical-optical circuits to convert between the electrical signal and a corresponding optical signal; an optical coupler coupled to the package substrate and coupled to the electrical-optical circuits to transfer the optical signal between the electrical-optical circuits and an optical fiber connector for an optical fiber that extends off of the processor package; and an interface including a mirror to redirect the optical signal from the package substrate to the optical coupler. 2. The apparatus of claim 1 , further comprising a planar light-wave circuit (PLC) coupled to the processor die, the PLC including the electrical-optical circuits. 3. The apparatus of claim 1 , wherein the processor die is coupled to the package substrate with through-silicon vias (TSVs). 4. The apparatus of claim 1 , wherein the processor die is coupled to the package substrate through a planar light-wave chip (PLC) with through-silicon vias (TSVs). 5. The apparatus of claim 1 , wherein the transceiver logic is integrated onto the processor die. 6. The apparatus of claim 1 , wherein the electrical-optical circuits include at least one laser and at least one photodetector. 7. The apparatus of claim 6 , wherein the electrical-optical circuits further include at least one modulator. 8. The apparatus of claim 1 , wherein the electrical-optical circuits include a planar light-wave chip (PLC). 9. The apparatus of claim 8 , wherein the electrical-optical circuits include waveguide elements integrated into the package substrate. 10. The apparatus of claim 8 , wherein the PLC further includes one or more of a chip including the transceiver logic, a laser chip, or the optical coupler disposed on the PLC, connected to the substrate with through-silicon vias (TSVs). 11. The apparatus of claim 1 , wherein the optical coupler comprises a two-dimensional lens array. 12. A processor comprising: a package substrate; a processor die coupled to the package substrate; and a planar light-wave circuit (PLC) coupled to the processor die, the PLC including electrical-optical circuits coupled through the PLC using through-silicon vias (TSVs) to transceiver logic, the electrical-optical circuits to convert between an electrical signal and a corresponding optical signal, wherein the electrical-optical circuits include a laser to produce light and a modulator to generate the optical signal using the light, and an optical coupler coupled through the PLC using through-silicon vias (TSVs) to the package substrate and coupled to the electrical-optical circuits to transfer the optical signal between the electrical-optical circuits and an optical fiber connector for an optical fiber that extends off of the processor, wherein the optical coupler is integrated to the PLC and includes a mirror to redirect the optical signal from the PLC to the optical coupler. 13. The processor of claim 12 , wherein at least part of the PLC is integrated into the package substrate. 14. The processor of claim 12 , wherein the transceiver logic includes a transceiver logic chip disposed on the PLC. 15. The processor of claim 12 , wherein the processor die includes transceiver logic integrated onto the processor die. 16. The processor of claim 12 , wherein the electrical-optical circuits include waveguide elements integrated into the PLC. 17. The processor of claim 12 , wherein the optical coupler comprises a two-dimensional lens array. 18. The processor of claim 12 , wherein a first wave guide extends from the transceiver to the interface along the PLC and provides the optical signal to the mirror which reflects the optical signal away from the PLC and into the optical coupler. 19. A computing system, comprising: a processor including a processor package substrate, the substrate having electrical connections to interface with a printed circuit board; a processor die coupled to the package substrate; transceiver logic coupled to the processor die on the package substrate, the transceiver logic to provide electrical signal exchange between electrical-optical circuits and the processor die; the electrical-optical circuits coupled using through silicon vias (TSVs) to the transceiver logic, the electrical-optical circuits to convert between the electrical signal and a corresponding optical signal; and an optical coupler coupled to the package substrate and coupled to the electrical-optical circuits to transfer the optical signal between the electrical-optical circuits and an optical fiber connector for an optical fiber that extends off of the processor package; an interface including a mirror to redirect the optical signal from the package substrate to the optical coupler; and a fiber connector including a single-mode fiber to couple to the optical coupler. 20. The computing system of claim 19 , further comprising a planar light-wave circuit (PLC) coupled to the processor die, the PLC including the electrical-optical circuits. 21. The computing system of claim 19 , wherein the processor die is coupled to the package substrate with through-silicon vias (TSVs). 22. The computing system of claim 19 , wherein the processor die is coupled to the package substrate through a planar light-wave chip (PLC) with through-silicon vias (TSVs). 23. The computing system of claim 19 , wherein the transceiver logic is integrated onto the processor die. 24. The computing system of claim 19 , wherein the electrical-optical circuits include waveguide elements integrated into the package substrate. 25. The computing system of claim 19 , wherein the optical coupler comprises a two-dimensional lens array.

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • between stacked chips · CPC title

  • on active surfaces of flip-chip devices, e.g. underfills · CPC title

  • of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills · CPC title

  • Connecting techniques · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10054737B2 cover?
Photonic components are placed on the processor package to bring the optical signal close to the processor die. The processor package includes a substrate to which the processor die is coupled, and which allows the processor die to connect to a printed circuit board. The processor package also includes transceiver logic, electrical-optical conversion circuits, and an optical coupler. The electr…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G02B6/12004. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 21 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).