Method of manufacturing an alectronic circuit

US10034364B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10034364-B2
Application numberUS-201615134526-A
CountryUS
Kind codeB2
Filing dateApr 21, 2016
Priority dateNov 11, 2010
Publication dateJul 24, 2018
Grant dateJul 24, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic circuit of the present invention includes: a circuit board on which an electronic component is mounted; a heat conducting sheet stacked on the electronic component; and a heat sink stacked on the heat conducting sheet. The heat sink includes a porous ceramics having a volume resistivity of 1010 Ohm·cm or more and a porosity of 15-50 vol %.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of manufacturing an electronic circuit comprising: a circuit board on which an electronic component is mounted; a heat conducting sheet stacked on the electronic component; and a heat sink stacked on the heat conducting sheet, wherein the heat sink comprises a porous ceramics having a volume resistivity of 10 10 Ohm·cm or more and a porosity of 15-50 vol%, the method comprising: mixing at least silica dioxide, alumina and silicon carbide to produce granulated particles having a particle diameter of 10-1250 μm; and sintering the produced granulated particles at a temperature of 1,000-1,400° C., the silica dioxide and the alumina each having an average particle diameter of 1-10 μm and the silicon carbide having an average particle diameter of 10-150 μm. 2. The method of manufacturing the electronic circuit according to claim 1 , wherein the porous ceramics includes 60-85 weight % of the silicon carbide and at least 10 weight % or more of the silica dioxide. 3. A method of manufacturing a heat sink comprising: a porous ceramics having a volume resistivity of 10 10 Ohm·cm or more and a porosity of 15-50 vol%, the method comprising: mixing at least silica dioxide, alumina and silicon carbide to produce granulated particles having a particle diameter of 10-1250 μm; and sintering the produced granulated particles at a temperature of 1,000-1,400° C., the silica dioxide and the alumina each having an average particle diameter of 1-10 μm and the silicon carbide having an average particle diameter of 10-150 μm. 4. The method of manufacturing the heat sink according to claim 3 , wherein the porous ceramics includes 60-85 weight % of the silicon carbide and at least 10 weight % or more of the silica dioxide.

Assignees

Inventors

Classifications

  • H10W40/257Primary

    having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh or porous structures (H10W40/254, H10W40/251 take precedence) · CPC title

  • of ceramic; of concrete; of natural stone · CPC title

  • H05K1/0203Primary

    Cooling of mounted components (H05K1/0272 takes precedence) · CPC title

  • by using permeable mass, perforated or porous materials (F28F13/18 takes precedence) · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10034364B2 cover?
An electronic circuit of the present invention includes: a circuit board on which an electronic component is mounted; a heat conducting sheet stacked on the electronic component; and a heat sink stacked on the heat conducting sheet. The heat sink includes a porous ceramics having a volume resistivity of 1010 Ohm·cm or more and a porosity of 15-50 vol %.
Who is the assignee on this patent?
Kitagawa Ind Co Ltd, Tyk Corp
What technology area does this patent fall under?
Primary CPC classification H10W40/257. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 24 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).