Pixel driving circuit, pixel driving method and display apparatus
US-2017140707-A1 · May 18, 2017 · US
US10032416B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10032416-B2 |
| Application number | US-201615207994-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 12, 2016 |
| Priority date | Oct 23, 2015 |
| Publication date | Jul 24, 2018 |
| Grant date | Jul 24, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure relates to the display technologies, which provides a GOA unit, a GOA circuit, a display driving circuit and a display device, for outputting a gate driving signal and a reset signal of a pixel electrode through a GOA unit, to simplify the display driving circuit. The GOA unit comprises a first node control module, a second node control module, a third node control module, a first output module and a second output module, wherein the first output module outputs the gate driving signal under the control of the node voltage of a first node, the node voltage of a second node and a second input signal inputted at a second input terminal; and the second output module outputs the reset signal of the pixel electrode under the control of the node voltage of the second node, the node voltage of the third node and a third input signal inputted at a third signal input terminal.
Opening claim text (preview).
The invention claimed is: 1. A GOA unit comprising a first node control module, a second node control module, a third node control module, a first output module, and a second output module, wherein the first node control module is connected to a first signal input terminal, a second signal input terminal, a first node, a second node and a first level terminal, respectively, and configured to make the node voltage of the first node equal to either the voltage of a first input signal inputted at the first signal input terminal or the voltage of the first level terminal, under the control of the first input signal, a second input signal inputted at the second signal input terminal and the node voltage of the second node; the second node control module is connected to a first clock signal terminal, the first node, the second node and the first level terminal, respectively, and configured to make the node voltage of the second node equal to either the voltage of a first clock signal inputted at the first clock signal terminal or the voltage of the first level terminal, under the control of the first clock signal and the node voltage of the first node; the third node control module is connected to the first signal input terminal, a third signal input terminal, a third node and the first level terminal, respectively, and configured to make the node voltage of the third node equal to either the voltage of the first input signal inputted at the first signal input terminal or the voltage of the first level terminal, under the control of the first input signal and a third input signal inputted at the third signal input terminal; the first output module is connected to a second clock signal terminal, the first node, the second node, the second signal input terminal, the first level terminal and a first signal output terminal, respectively, and configured to output at the first signal output terminal a second clock signal inputted at the second clock signal terminal or make the voltage of a first output signal at the first signal output terminal equal to the voltage of the first level terminal, under the control of the node voltage of the first node, the node voltage of the second node and the second input signal; and the second output module connected to the second clock signal terminal, the second node, the third node, the third signal input terminal, a second signal output terminal and the first level terminal, respectively, and configured to output at the second signal output terminal the second clock signal inputted at the second clock signal terminal or make the voltage of a second output signal at the second signal output terminal equal to the voltage of the first level terminal, under the control of the node voltage of the second node, the node voltage of the third node and the third input signal. 2. The GOA unit according to claim 1 , wherein the first node control module comprises a first switching element, a second switching element and a third switching element, wherein a first electrode and a control electrode of the first switching element are coupled to the first signal input terminal, and a second electrode of the first switching element is coupled to the first node; a first electrode of the second switching element is coupled to the first node, a second electrode of the second switching element is coupled to the first level terminal, and a control electrode of the second switching element is coupled to the second signal input terminal; and a first electrode of the third switching element is coupled to the first node, a second electrode of the third switching element is coupled to the first level terminal, and a control electrode of the third switching element is coupled to the second node. 3. The GOA unit according to claim 2 , wherein each of the switching elements is a field effect transistor or a bipolar transistor. 4. The GOA unit according to claim 1 , wherein the second node control module comprises a fourth switching element, a fifth switching element and a sixth switching element, wherein a first electrode of the fourth switching element is coupled to the first clock signal terminal, a second electrode of the fourth switching element is coupled to the second node, and a control electrode of the fourth switching element is coupled to a second electrode of the sixth switching element; a first electrode of the fifth switching element is coupled to the second node, a second electrode of the fifth switching element is coupled to the first level terminal, and a control electrode of the fifth switching element is coupled to the first node; and a first electrode of the sixth switching element is coupled to the first clock signal terminal, and a control electrode of the sixth switching element is coupled to the first clock signal terminal. 5. The GOA unit according to claim 4 , wherein each of the switching elements is a field effect transistor or a bipolar transistor. 6. The GOA unit according to claim 1 , wherein the third node control module comprises a seventh switching element and an eighth switching element, wherein a first electrode of the seventh switching element is coupled to the first signal input terminal, a second electrode of the seventh switching element is coupled to the third node, and a control electrode of the seventh switching element is coupled to the first signal input terminal; and a first electrode of the eighth switching element is coupled to the third node, a second electrode of the eighth switching element is coupled to the first level terminal, and a control electrode of the eighth switching element is coupled to the third signal input terminal. 7. The GOA unit according to claim 6 , wherein each of the switching elements is a field effect transistor or a bipolar transistor. 8. The GOA unit according to claim 1 , wherein the first output module comprises a ninth switching element, a tenth switching element, an eleventh switching element and a first energy storage element, wherein a first electrode of the first energy storage element is coupled to the first node, a second electrode of the first energy storage element is coupled to the first signal output terminal; a first electrode of the ninth switching element is coupled to the second clock signal terminal, a second electrode of the ninth switching element is coupled to the first signal output terminal, a control electrode of the ninth switching element is coupled to the first node; a first electrode of the tenth switching element is coupled to the first signal output terminal, a second electrode of the tenth switching element is coupled to the first level terminal, and a control electrode of the tenth switching element is coupled to the second node; and a first electrode of the eleventh switching element is coupled to the first signal output terminal, a second electrode of the eleventh switching element is coupled to the first level terminal, and a control electrode of the eleventh switching element is coupled to the second signal input terminal. 9. The GOA unit according to claim 8 , wherein each of the switching elements is a field effect transistor or a bipolar transistor, and the first energy storage element is a capacitor. 10. The GOA unit according to claim 1 , wherein the second output module comprises a twelfth switching element, a thirteenth switching element, a fourteenth switching element and a second energy storage element, wherein a first electrode of the second energy storage element is coupled to the third node, and a second electrode of the second energy storage element is coupled to the second signal output terminal; a first electrode of the twelfth switching element is coupled to the second clock signal term
forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title
Organisation of a multiplicity of shift registers · CPC title
using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
Details of drivers for scan electrodes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.