Adhesive tape for rechargeable battery and rechargeable battery including same
US-2024372219-A1 · Nov 7, 2024 · US
US10014235B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10014235-B2 |
| Application number | US-201515124002-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 20, 2015 |
| Priority date | Mar 7, 2014 |
| Publication date | Jul 3, 2018 |
| Grant date | Jul 3, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An underfill material having sufficient curing reactivity, and capable of achieving a small change in viscosity and good electrical connection even when loaded with thermal history, a laminated sheet including the underfill material, and a method for manufacturing a semiconductor device. The underfill material has a melt viscosity at 150° C. before heating treatment of 50 Pa·s or more and 3,000 Pa·s or less, a viscosity change rate of 500% or less, at 150° C. as a result of the heating treatment, and a reaction rate represented by {(Qt−Qh)/Qt}×100% of 90% or more, where Qt is a total calorific value in a process of temperature rise from −50° C. to 300° C. and Qh is a total calorific value in a process of temperature rise from −50° C. to 300° C. after heating at 175° C. for 2 hours in a DSC measurement.
Opening claim text (preview).
The invention claimed is: 1. An underfill material, wherein a melt viscosity at 150° C. before heating treatment is 50 Pa·s or more and 3,000 Pa·s or less, a viscosity change rate represented by (η2/η1)×100% is 500% or less, where η1 is a melt viscosity at 150° C. before heating treatment and η2 is a melt viscosity at 150° C. after heating treatment at 130° C. for 1 hour, and a reaction rate represented by {(Qt−Qh)/Qt}×100% is 90% or more, where Qt is a total calorific value in a process of temperature rise from −50° C. to 300° C. and Qh is a total calorific value in a process of temperature rise from −50° C. to 300° C. after heating at 175° C. for 2 hours in a DSC measurement. 2. The underfill material according to claim 1 , comprising a latent curing accelerator. 3. The underfill material according to claim 2 , comprising an acrylic resin, and 1 part by weight to 2 parts by weight of the latent curing accelerator relative to 100 parts by weight of the acrylic resin. 4. A laminated sheet, comprising a pressure-sensitive adhesive tape having a base material and a pressure-sensitive adhesive layer provided on the base material, and the underfill material according to claim 1 laminated on the pressure-sensitive adhesive layer. 5. A method for manufacturing a semiconductor device comprising an adherend, a semiconductor element electrically connected to the adherend, and an underfill material filling a space between the adherend and the semiconductor element, the method comprising: a step of preparing a semiconductor element with an underfill material in which the underfill material according to claim 1 is bonded to the semiconductor element, and a connecting step of electrically connecting the semiconductor element with the adherend while filling the space between the adherend and the semiconductor element with the underfill material.
the wafer tape being a laminate of three or more layers, e.g. including additional layers beyond a base layer and an uppermost adhesive layer · CPC title
Subject matter not provided for in other groups of this subclass · CPC title
the stacked chips being of the same size without any chips being laterally offset, e.g. chip stacks having a rectangular shape · CPC title
characterised by the through-semiconductor vias [TSVs] in the stacked chips · CPC title
batch processes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.