Allocating and accessing memory pages with near and far memory blocks from heterogenous memories
US-11531617-B2 · Dec 20, 2022 · US
This page is not indexed by search engines while we improve data quality.
Ryoo Jee Ho patents
Ryoo Jee Ho is listed as an inventor on 14 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Ryoo Jee Ho |
| Total patents | 14 |
| First publication | Oct 1, 2015 |
| Latest publication | Dec 20, 2022 |
Notable patents
Publications ranked by popularity score, then publication date.
Methods to utilize heterogeneous memories with variable properties
US-2021141724-A1 · May 13, 2021 · US
Allocating and accessing memory pages with near and far memory blocks from heterogeneous memories
US-10901894-B2 · Jan 26, 2021 · US
Data block sizing for channels in a multi-channel high-bandwidth memory
US-10503655-B2 · Dec 10, 2019 · US
Page migration with varying granularity
US-10503658-B2 · Dec 10, 2019 · US
Processor using a level 3 translation lookaside buffer implemented in off-chip or die-stacked dynamic random-access memory
US-10296465-B2 · May 21, 2019 · US
Intelligently partitioning data cache to allocate space for translation entries
US-10261915-B2 · Apr 16, 2019 · US
Intelligently partitioning data cache to allocate space for translation entries
US-2019087350-A1 · Mar 21, 2019 · US
Page migration with varying granularity
US-2018314436-A1 · Nov 1, 2018 · US
Methods to utilize heterogeneous memories with variable properties
US-2018260323-A1 · Sep 13, 2018 · US
Recent patents
Latest publications not already listed above.
Processor using a level 3 translation lookaside buffer implemented in off-chip or die-stacked dynamic random-access memory
US-2018150406-A1 · May 31, 2018 · US
Data Block Sizing for Channels in a Multi-Channel High-Bandwidth Memory
US-2018024935-A1 · Jan 25, 2018 · US
Low latency, high bandwidth memory subsystem incorporating die-stacked DRAM
US-9406361-B2 · Aug 2, 2016 · US
Low Latency, High Bandwidth Memory Subsystem Incorporating Die-Stacked DRAM
US-2015279436-A1 · Oct 1, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Univ Texas | 8 |
| Oracle Int Corp | 6 |
| Advanced Micro Devices Inc | 4 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F12/1027 | 8 |
| G06F3/0647 | 7 |
| G06F2212/502 | 6 |
| G06F12/1009 | 4 |
| G06F2212/1024 | 4 |