Scalable receiver architecture for silicon photonic links
US-12418347-B2 · Sep 16, 2025 · US
This page is not indexed by search engines while we improve data quality.
Levin Itamar patents
Levin Itamar is listed as an inventor on 36 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Levin Itamar |
| Total patents | 36 |
| First publication | Mar 24, 2015 |
| Latest publication | Sep 16, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Serdes circuit CTLE adaptation using ISI metering
US-12388684-B2 · Aug 12, 2025 · US
Analog equalization with peaking and slope control
US-12309007-B2 · May 20, 2025 · US
Multi-Level Signaling Linearity Feedback and Adjustment
US-2025126001-A1 · Apr 17, 2025 · US
SERDES circuit automatic gain control and convergence
US-12261724-B2 · Mar 25, 2025 · US
Precoding during link establishment
US-2024235906-A1 · Jul 11, 2024 · US
Transceiver parameter determination
US-11991025-B2 · May 21, 2024 · US
Scalable receiver architecture for silicon photonic links
US-2023198631-A1 · Jun 22, 2023 · US
Serdes circuit ctle adaptation using isi metering
US-2023099103-A1 · Mar 30, 2023 · US
Analytic workload partitioning for security and performance optimization
US-11567761-B2 · Jan 31, 2023 · US
Recent patents
Latest publications not already listed above.
Link monitoring and indication of potential link failure
US-2022200712-A1 · Jun 23, 2022 · US
Technologies for cooperative link equalization without disruption to link traffic
US-11356306-B2 · Jun 7, 2022 · US
Techniques for link partner error reporting
US-11190208-B2 · Nov 30, 2021 · US
Active link during LAN interface reset
US-11134125-B2 · Sep 28, 2021 · US
Analog equalization with peaking and slope control
US-2021152404-A1 · May 20, 2021 · US
Transceiver parameter determination
US-2021119835-A1 · Apr 22, 2021 · US
Techniques for link partner error reporting
US-10924132-B2 · Feb 16, 2021 · US
Analytic workload partitioning for security and performance optimization
US-2020326937-A1 · Oct 15, 2020 · US
Techniques For Link Partner Error Reporting
US-2020321978-A1 · Oct 8, 2020 · US
Signal detection techniques using clock data recovery
US-10797855-B2 · Oct 6, 2020 · US
Techniques for link partner error reporting
US-2019215008-A1 · Jul 11, 2019 · US
Signal detection techniques using clock data recovery
US-2019173664-A1 · Jun 6, 2019 · US
Technologies for cooperative link equalization without disruption to link traffic
US-2019044763-A1 · Feb 7, 2019 · US
Active link during lan interface reset
US-2018234507-A1 · Aug 16, 2018 · US
Signal detection techniques using clock data recovery
US-10027470-B1 · Jul 17, 2018 · US
Signal detection techniques using clock data recovery
US-2018183568-A1 · Jun 28, 2018 · US
Eye width measurement and margining in communication systems
US-9917685-B2 · Mar 13, 2018 · US
Eye width measurement and margining in communication systems
US-2017279592-A1 · Sep 28, 2017 · US
Delay resilient decision feedback equalizer
US-9680668-B2 · Jun 13, 2017 · US
Eye width measurement and margining in communication systems
US-9673966-B2 · Jun 6, 2017 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 34 |
| Lntel Corp | 1 |
| Altera Corp | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H04L7/0079 | 11 |
| H04L1/203 | 11 |
| H03L7/0807 | 11 |
| H04L25/03885 | 11 |
| H03L7/1075 | 7 |