Method and apparatus for efficient access to multidimensional data structures and/or other large data blocks
US-2026079847-A1 · Mar 19, 2026 · US
This page is not indexed by search engines while we improve data quality.
Krashinsky Ronny patents
Krashinsky Ronny is listed as an inventor on 38 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Krashinsky Ronny |
| Total patents | 38 |
| First publication | Nov 8, 2018 |
| Latest publication | Mar 19, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Hardware accelerated synchronization with asynchronous transaction support
US-12536056-B2 · Jan 27, 2026 · US
Virtualizing Hardware Processing Resources in a Processor
US-2026023112-A1 · Jan 22, 2026 · US
Scalarization of instructions for simt architectures
US-2025383879-A1 · Dec 18, 2025 · US
Method and apparatus for efficient access to multidimensional data structures and/or other large data blocks
US-12499052-B2 · Dec 16, 2025 · US
Virtualizing hardware processing resources in a processor
US-12449473-B2 · Oct 21, 2025 · US
Scalarization of instructions for SIMT architectures
US-12405801-B2 · Sep 2, 2025 · US
Cooperative Group Arrays
US-2025272107-A1 · Aug 28, 2025 · US
Cooperative group arrays
US-12333311-B2 · Jun 17, 2025 · US
Distributed Shared Memory
US-2025173152-A1 · May 29, 2025 · US
Recent patents
Latest publications not already listed above.
Distributed shared memory
US-12248788-B2 · Mar 11, 2025 · US
Method and apparatus for direct convolution calculation
US-2025060938-A1 · Feb 20, 2025 · US
Method and apparatus for efficient access to multidimensional data structures and/or other large data blocks
US-12141082-B2 · Nov 12, 2024 · US
Programmatically controlled data multicasting across multiple compute engines
US-2024289132-A1 · Aug 29, 2024 · US
Programmatically controlled data multicasting across multiple compute engines
US-12020035-B2 · Jun 25, 2024 · US
Scalarization of instructions for simt architectures
US-2024118899-A1 · Apr 11, 2024 · US
High performance synchronization mechanisms for coordinating operations on a computer system
US-11803380-B2 · Oct 31, 2023 · US
Fast data synchronization in processors and memory
US-2023315655-A1 · Oct 5, 2023 · US
Efficient Matrix Multiply and Add with a Group of Warps
US-2023289398-A1 · Sep 14, 2023 · US
Techniques for Scalable Load Balancing of Thread Groups in a Processor
US-2023289211-A1 · Sep 14, 2023 · US
Method and apparatus for efficient access to multidimensional data structures and/or other large data blocks
US-2023289292-A1 · Sep 14, 2023 · US
Method and apparatus for efficient access to multidimensional data structures and/or other large data blocks
US-2023289304-A1 · Sep 14, 2023 · US
Cooperative Group Arrays
US-2023289215-A1 · Sep 14, 2023 · US
Virtualizing Hardware Processing Resources in a Processor
US-2023288471-A1 · Sep 14, 2023 · US
Hardware accelerated synchronization with asynchronous transaction support
US-2023289242-A1 · Sep 14, 2023 · US
Programmatically controlled data multicasting across multiple compute engines
US-2023289190-A1 · Sep 14, 2023 · US
Distributed Shared Memory
US-2023289189-A1 · Sep 14, 2023 · US
Flexible Migration of Executing Software Between Processing Components Without Need For Hardware Reset
US-2023289212-A1 · Sep 14, 2023 · US
Neural network data replacement
US-2023110438-A1 · Apr 13, 2023 · US
System and method of controlling cache memory residency
US-2022365882-A1 · Nov 17, 2022 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Nvidia Corp | 38 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/544 | 12 |
| G06F12/0811 | 11 |
| G06F9/522 | 11 |
| G06F9/3851 | 10 |
| G06F2212/62 | 9 |