Method for manufacturing semiconductor substrate, method for manufacturing damascene wiring structure, semiconductor substrate, and damascene wiring structure
US-12187607-B2 · Jan 7, 2025 · US
Ito Jo is listed as an inventor on 4 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Ito Jo |
| Total patents | 4 |
| First publication | Jul 14, 2016 |
| Latest publication | Jan 7, 2025 |
Publications ranked by popularity score, then publication date.
US-12187607-B2 · Jan 7, 2025 · US
US-2021403320-A1 · Dec 30, 2021 · US
US-9618323-B2 · Apr 11, 2017 · US
US-2016202037-A1 · Jul 14, 2016 · US
Latest publications not already listed above.
No data yet.
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Hamamatsu Photonics Kk | 4 |
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G01J3/4532 | 2 |
| G01J3/4535 | 2 |
| G01J3/0256 | 2 |
| G01B9/02051 | 2 |
| H10W20/20 | 2 |