Early development of a database of fail signatures for systematic defects in integrated circuit (IC) chips
US-10191112-B2 · Jan 29, 2019 · US
This page is not indexed by search engines while we improve data quality.
Desineni Rao patents
Desineni Rao is listed as an inventor on 2 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Desineni Rao |
| Total patents | 2 |
| First publication | May 24, 2018 |
| Latest publication | Jan 29, 2019 |
Notable patents
Publications ranked by popularity score, then publication date.
Recent patents
Latest publications not already listed above.
No data yet.
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Globalfoundries Inc | 2 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G01R31/31703 | 2 |
| G01R31/3177 | 2 |
| G06F30/39 | 2 |
| G06F16/20 | 2 |
| G01R31/31718 | 2 |