Apparatus and method for decoupling event monitoring from processor data sources
US-2026093592-A1 · Apr 2, 2026 · US
This page is not indexed by search engines while we improve data quality.
Combs Jonathan patents
Combs Jonathan is listed as an inventor on 33 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Combs Jonathan |
| Total patents | 33 |
| First publication | Mar 26, 2015 |
| Latest publication | Apr 2, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Sequentially clearing subsets of prediction state of processors while continuing to process instructions
US-2026064427-A1 · Mar 5, 2026 · US
System, method and apparatus for high level microarchitecture event performance monitoring using fixed counters
US-12536086-B2 · Jan 27, 2026 · US
Instruction decode cluster offlining
US-12423103-B2 · Sep 23, 2025 · US
Circuitry and methods for power efficient generation of length markers for a variable length instruction set
US-12353881-B2 · Jul 8, 2025 · US
Methods, systems, and apparatuses for precise last branch record event logging
US-12288072-B2 · Apr 29, 2025 · US
Circuitry and methods for enhanced selection of performance monitoring
US-2025110848-A1 · Apr 3, 2025 · US
Scalable toggle point control circuitry for a clustered decode pipeline
US-12254319-B2 · Mar 18, 2025 · US
Device, system and method for identifying a source of latency in pipeline circuitry
US-12229034-B2 · Feb 18, 2025 · US
Direct, unconditional jump
US-2025028532-A1 · Jan 23, 2025 · US
Recent patents
Latest publications not already listed above.
Methods, systems, and apparatuses for scalable port-binding for asymmetric execution ports and allocation widths of a processor
US-12190157-B2 · Jan 7, 2025 · US
Support for less than 512-bit operand processing
US-2025004764-A1 · Jan 2, 2025 · US
Memory safety using tag checking instructions and islands of tags in line with bucketed data
US-2024354108-A1 · Oct 24, 2024 · US
Device, method and system for provisioning a real branch instruction and a fake branch instruction to respective decoders
US-12093694-B2 · Sep 17, 2024 · US
Methods, systems, and apparatuses for out-of-order access to a shared microcode sequencer by a clustered decode pipeline
US-11907712-B2 · Feb 20, 2024 · US
Concurrently fetching instructions for multiple decode clusters
US-2023401067-A1 · Dec 14, 2023 · US
Conversion instructions
US-2023205522-A1 · Jun 29, 2023 · US
Conversion instructions
US-2023205521-A1 · Jun 29, 2023 · US
Conversion instructions
US-2023205527-A1 · Jun 29, 2023 · US
System, Method And Apparatus For High Level Microarchitecture Event Performance Monitoring Using Fixed Counters
US-2023195593-A1 · Jun 22, 2023 · US
Instruction decode cluster offlining
US-2023185572-A1 · Jun 15, 2023 · US
Scalable toggle point control circuitry for a clustered decode pipeline
US-2023099989-A1 · Mar 30, 2023 · US
Device, method and system for provisioning a real branch instruction and a fake branch instruction to respective decoders
US-2022318020-A1 · Oct 6, 2022 · US
Methods, systems, and apparatuses for precise last branch record event logging
US-2022308882-A1 · Sep 29, 2022 · US
Circuitry and methods for power efficient generation of length markers for a variable length instruction set
US-2022100516-A1 · Mar 31, 2022 · US
Methods, systems, and apparatuses for scalable port-binding for asymmetric execution ports and allocation widths of a processor
US-2022100569-A1 · Mar 31, 2022 · US
Methods, systems, and apparatuses for out-of-order access to a shared microcode sequencer by a clustered decode pipeline
US-2022100500-A1 · Mar 31, 2022 · US
Device, system and method for identifying a source of latency in pipeline circuitry
US-2020233772-A1 · Jul 23, 2020 · US
Device, system and method for identifying a source of latency in pipeline circuitry
US-10579492-B2 · Mar 3, 2020 · US
Device, system and method for identifying a source of latency in pipeline circuitry
US-2019205236-A1 · Jul 4, 2019 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 33 |
| Madduri Venkateswara | 1 |
| Combs Jonathan | 1 |
| Phillips James E | 1 |
| Robinson Stephen J | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/30145 | 13 |
| G06F11/3409 | 10 |
| G06F11/3024 | 9 |
| G06F9/3836 | 8 |
| G06F9/3822 | 7 |