Memory page access instrumentation
US-12141451-B2 · Nov 12, 2024 · US
This page is not indexed by search engines while we improve data quality.
Chatterjee Niladrish patents
Chatterjee Niladrish is listed as an inventor on 18 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Chatterjee Niladrish |
| Total patents | 18 |
| First publication | Jul 16, 2015 |
| Latest publication | Nov 12, 2024 |
Notable patents
Publications ranked by popularity score, then publication date.
Computation offload requests with denial response
US-2024281300-A1 · Aug 22, 2024 · US
Memory page access instrumentation
US-2024256153-A1 · Aug 1, 2024 · US
Combined on-package and off-package memory system
US-12001725-B2 · Jun 4, 2024 · US
Combined on-package and off-package memory system
US-11789649-B2 · Oct 17, 2023 · US
Techniques for configuring parallel processors for different application domains
US-11609879-B2 · Mar 21, 2023 · US
Combined on-package and off-package memory system
US-2022342595-A1 · Oct 27, 2022 · US
Techniques for configuring parallel processors for different application domains
US-2022276984-A1 · Sep 1, 2022 · US
Systems and methods for dynamic random access memory (DRAM) sub-channels
US-10468093-B2 · Nov 5, 2019 · US
Page migration in a hybrid memory device
US-9910605-B2 · Mar 6, 2018 · US
Recent patents
Latest publications not already listed above.
Memory access methods and apparatus
US-9846550-B2 · Dec 19, 2017 · US
Systems and methods for dynamic random access memory (dram) sub-channels
US-2017255552-A1 · Sep 7, 2017 · US
Page migration in a 3d stacked hybrid memory
US-2017160955-A1 · Jun 8, 2017 · US
Page migration in a 3D stacked hybrid memory
US-9535831-B2 · Jan 3, 2017 · US
Scheduling memory accesses using an efficient row burst value
US-9489321-B2 · Nov 8, 2016 · US
Memory Access Methods And Apparatus
US-2016216912-A1 · Jul 28, 2016 · US
Memory access methods and apparatus
US-9361955-B2 · Jun 7, 2016 · US
Page migration in a 3d stacked hybrid memory
US-2015199126-A1 · Jul 16, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Nvidia Corp | 10 |
| Advanced Micro Devices Inc | 5 |
| Hewlett Packard Entpr Dev Lp | 3 |
| Muralimanohar Naveen | 1 |
| Udipi Aniruddha Nagendran | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| Y02D10/00 | 9 |
| G06F3/0673 | 8 |
| G06F3/0647 | 7 |
| G06F12/0292 | 7 |
| G06F12/0897 | 7 |