Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
This page is not indexed by search engines while we improve data quality.
Kyung Kye-Hyun — Physics
Kyung Kye-Hyun holds 1 patent in Physics, with representative filings summarized below.
| Metric | Value |
|---|---|
| Company | Kyung Kye-Hyun |
| Technology | Physics |
| Patents in slice | 1 |
| Recent patents in slice | 0 |
| First year | 2016 |
| Last year | 2016 |
Representative patents
Notable publications linking Kyung Kye-Hyun to Physics.
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Recent filings
Latest patents from Kyung Kye-Hyun in Physics.
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Memory system controlling peak current generation for a plurality of memories by monitoring a peak signal to synchronize an internal clock of each memory by a processor clock at different times
US-9261940-B2 · Feb 16, 2016 · US
Related pages
Navigate to parent entity pages.