Adaptation of dynamic range enhancement based on noise floor of signal

US9967665B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9967665-B2
Application numberUS-201615286289-A
CountryUS
Kind codeB2
Filing dateOct 5, 2016
Priority dateOct 5, 2016
Publication dateMay 8, 2018
Grant dateMay 8, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An analog signal path portion of a signal path may have: (i) an audio input for receiving an analog signal, an audio output for providing an output signal, and a selectable analog gain, and may be configured to generate the output signal based on the analog signal and in conformity with the selectable analog gain; and (ii) a digital path portion having a selectable digital gain and configured to receive a digital input signal and convert the digital input signal into the analog signal in conformity with the selectable digital gain. A control circuit may be configured to modify the digital and analog gains in response to an indication to switch between gain modes of the signal path, determine a noise floor of an audio signal comprising the digital input signal or a signal derived therefrom, and control modification of the digital and analog gains based on the noise floor.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus for providing an output signal to an audio transducer, comprising: a signal path comprising: an analog signal path portion having an audio input for receiving an analog signal, an audio output for providing an output signal, and a selectable analog gain, and configured to generate the output signal based on the analog signal and in conformity with the selectable analog gain; and a digital path portion having a selectable digital gain and configured to receive a digital input signal and convert the digital input signal into the analog signal in conformity with the selectable digital gain; and a control circuit configured to: modify the selectable digital gain and the selectable analog gain in response to an indication to switch between gain modes of the signal path; determine a noise floor of an audio signal comprising the digital input signal or a signal derived therefrom; and control modification of the selectable digital gain and the selectable analog gain based on the noise floor. 2. The apparatus of claim 1 , wherein the control circuit is configured to determine the noise floor of the audio signal by performing a fast Fourier transform of the audio signal to determine the noise floor. 3. The apparatus of claim 1 , wherein the control circuit is configured to determine the noise floor of the audio signal by determining a noise characteristic of an adaptive noise cancellation anti-noise signal present in the digital input signal. 4. The apparatus of claim 1 , wherein the control circuit is configured to determine the noise floor of the audio signal by determining a bit width of the audio signal. 5. The apparatus of claim 1 , wherein the control circuit is configured to determine the noise floor of the audio signal by: causing the audio signal to have known characteristics; filtering the audio signal to generate a filtered audio signal; and determining the noise floor based on the filtered audio signal. 6. The apparatus of claim 1 , wherein the control circuit is configured to determine the noise floor of the audio signal by analyzing the audio signal during a period of time when the audio signal is expected to have a low or zero amplitude and determining the noise floor based on such analysis. 7. The apparatus of claim 1 , wherein the control circuit is configured to control modification of the selectable digital gain and the selectable analog gain based on the noise floor by limiting ranges of the selectable digital gain and the selectable analog gain based on the noise floor. 8. The apparatus of claim 1 , wherein the control circuit is configured to control modification of the selectable digital gain and the selectable analog gain based on the noise floor by controlling a switching time of at least one a modification of the selectable digital gain and a modification the selectable analog gain based on the noise floor. 9. The apparatus of claim 1 , wherein the control circuit is configured to control modification of the selectable digital gain and the selectable analog gain based on the noise floor by controlling a step size of a change of at least one of the selectable digital gain and the selectable analog gain during the switching of the gain mode based on the noise floor. 10. The apparatus of claim 1 , wherein the control circuit is configured to control modification of the selectable digital gain and the selectable analog gain based on the noise floor by delaying modification of the selectable digital gain and the selectable analog gain based on the noise floor. 11. The apparatus of claim 1 , wherein the control circuit is configured to control modification of the selectable digital gain and the selectable analog gain based on the noise floor by cessation of switching between gains modes. 12. A method comprising: in a signal path comprising an analog signal path portion having an audio input for receiving an analog signal, an audio output for providing an output signal, and a selectable analog gain, and configured to generate the output signal based on the analog signal and in conformity with the selectable analog gain and further comprising a digital path portion having a selectable digital gain and configured to receive a digital input signal and convert the digital input signal into the analog signal in conformity with the selectable digital gain, modifying the selectable digital gain and the selectable analog gain in response to an indication to switch between gain modes of the signal path; determining a noise floor of an audio signal comprising the digital input signal or a signal derived therefrom; and controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor. 13. The method of claim 12 , wherein determining the noise floor of the audio signal comprises performing a fast Fourier transform of the audio signal to determine the noise floor. 14. The method of claim 12 , wherein determining the noise floor of the audio signal comprises determining a noise characteristic of an adaptive noise cancellation anti-noise signal present in the digital input signal. 15. The method of claim 12 , wherein determining the noise floor of the audio signal comprises determining a bit width of the audio signal. 16. The method of claim 12 , wherein determining the noise floor of the audio signal comprises: causing the audio signal to have known characteristics; filtering the audio signal to generate a filtered audio signal; and determining the noise floor based on the filtered audio signal. 17. The method of claim 12 , wherein determining the noise floor of the audio signal comprises analyzing the audio signal during a period of time when the audio signal is expected to have a low or zero amplitude and determining the noise floor based on such analysis. 18. The method of claim 12 , wherein controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor comprises limiting ranges of the selectable digital gain and the selectable analog gain based on the noise floor. 19. The method of claim 12 , wherein controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor comprises controlling a switching time of at least one a modification of the selectable digital gain and a modification the selectable analog gain based on the noise floor. 20. The method of claim 12 , wherein controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor comprises controlling a step size of a change of at least one of the selectable digital gain and the selectable analog gain during the switching of the gain mode based on the noise floor. 21. The method of claim 12 , wherein controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor comprises delaying modification of the selectable digital gain and the selectable analog gain based on the noise floor. 22. The method of claim 12 , wherein controlling modification of the selectable digital gain and the selectable analog gain based on the noise floor comprises cessation of switching between gains modes.

Assignees

Inventors

Classifications

  • in amplifiers suitable for low-frequencies, e.g. audio amplifiers (H03G3/32, H03G3/34 take precedence) · CPC title

  • H03G3/001Primary

    Digital control of analog signals · CPC title

  • in untuned amplifiers · CPC title

  • the control being dependent upon ambient noise level or sound level · CPC title

  • by offset reduction · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9967665B2 cover?
An analog signal path portion of a signal path may have: (i) an audio input for receiving an analog signal, an audio output for providing an output signal, and a selectable analog gain, and may be configured to generate the output signal based on the analog signal and in conformity with the selectable analog gain; and (ii) a digital path portion having a selectable digital gain and configured t…
Who is the assignee on this patent?
Cirrus Logic Int Semiconductor Ltd, Cirrus Logic Inc
What technology area does this patent fall under?
Primary CPC classification H03G3/001. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 08 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).