OLED array substrate, display apparatus containing the same, and method for forming the same

US9960222B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9960222-B2
Application numberUS-201515031250-A
CountryUS
Kind codeB2
Filing dateSep 17, 2015
Priority dateMar 30, 2015
Publication dateMay 1, 2018
Grant dateMay 1, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides an organic light-emitting diode (OLED) array substrate. The OLED array substrate includes a display area with OLEDs arranged in arrays, electrostatic discharge lines, and peripheral electrostatic discharge areas with conductive areas electrically connected to a cathode of the OLEDs and electrically connected to the electrostatic discharge lines through switch modules.

First claim

Opening claim text (preview).

What is claimed is: 1. An organic light-emitting diode (OLED) array substrate, including: a display area with OLEDs arranged in arrays; electrostatic discharge lines; and peripheral electrostatic discharge areas with conductive areas electrically connected to a cathode of the OLEDs and electrically connected to the electrostatic discharge lines through switch modules, wherein at least one of the switch modules includes a transistor including a source terminal and a drain terminal, one of the source terminal and the drain terminal being connected to at least one of the conductive areas, and another one of the source terminal and the drain terminal being connected to at least one of the electrostatic discharge lines. 2. The OLED array substrate according to claim 1 , wherein the switch modules are configured to form electrical connection between the conductive areas and the electrostatic discharge lines under an electrostatic voltage generated by electrostatic charges. 3. The OLED array substrate according to claim 1 , wherein: the electrostatic discharge lines include first electrostatic discharge lines and second electrostatic discharge lines; and a conductive area is connected to a first electrostatic discharge line through first switch modules, and is connected to a second electrostatic discharge line through second switch modules. 4. The OLED array substrate according to claim 3 , wherein: when positive electrostatic charges are generated in the conductive area and create a positive electrostatic voltage, the first switch modules are turned on; and when negative electrostatic charges are generated in the conductive area and create a negative electrostatic voltage, the second switch modules are turned on. 5. The OLED array substrate according to claim 3 , wherein: a control terminal and a first terminal of the first switch module are connected to the conductive area; and a second terminal of the first switch module is connected to the first electrostatic discharge line. 6. The OLED array substrate according to claim 3 , wherein: a control terminal and a first terminal of the second switch module are connected to the second electrostatic discharge line, and a second terminal of the second switch module is connected to the conductive area. 7. The OLED array substrate according to claim 5 , wherein the first switch modules and the second switch modules are N-type transistors. 8. The OLED array substrate according to claim 3 , wherein: a control terminal and a first terminal of the first switch module are connected to the first electrostatic discharge line, and a second terminal of the first switch module is connected to the conductive area. 9. The OLED array substrate according to claim 3 , wherein: a control terminal and a first terminal of the second switch module are connected to the conductive area, and a second terminal of the second switch module is connected to the second electrostatic discharge line. 10. The OLED array substrate according to claim 9 , wherein the first switch modules and the second switch modules are P-type transistors. 11. The OLED array substrate according to claim 1 , wherein the switch module includes at least two cascaded transistors. 12. The OLED array substrate according to claim 1 , further including gate lines and data lines arranged to be perpendicular to the gate lines, wherein: gate lines and data lines are connected to the second electrostatic discharge line through a first electrostatic discharge structure and are connected to the first electrostatic discharge line through a second electrostatic discharge structure. 13. An OLED display apparatus, including the OLED array substrate of claim 1 . 14. A method for forming an OLED array substrate, including: forming switch modules electrically connected to conductive areas and electrostatic discharge lines; and forming, subsequently, a cathode of OLEDs in the array substrate, wherein at least one of the switch modules includes a transistor including a source terminal and a drain terminal, one of the source terminal and the drain terminal being connected to at least one of the conductive areas, and another one of the source terminal and the drain terminal being connected to at least one of the electrostatic discharge lines; the conductive areas are connected to the cathode such that during a process for forming the cathode of the OLEDs, electrostatic voltages generated by electrostatic charges in the conductive areas turn on the switch modules and the electrostatic charges are discharged through the electrostatic discharge lines. 15. An electrostatic discharge circuit for discharging electrostatic charges generated during a formation process of a cathode layer of an organic light-emitting diode (OLED) array substrate, including: electrostatic discharge lines; peripheral electrostatic discharge areas with conductive areas, the conductive areas being electrically connected to the cathode layer; and switch modules connecting the conductive areas and the electrostatic discharge lines; wherein at least one of the switch modules includes a transistor including a source terminal and a drain terminal, one of the source terminal and the drain terminal being connected to at least one of the conductive areas, and another one of the source terminal and the drain terminal being connected to at least one of the electrostatic discharge lines; and the electrostatic charges in the conductive areas are discharged through the switch modules and electrostatic discharge lines. 16. The electrostatic discharge circuit according to claim 15 , wherein the switch modules are configured to be turned on by electrostatic voltages generated by electrostatic charges in the conductive areas such that the electrostatic charges are discharged through the electrostatic discharge lines.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9960222B2 cover?
The present disclosure provides an organic light-emitting diode (OLED) array substrate. The OLED array substrate includes a display area with OLEDs arranged in arrays, electrostatic discharge lines, and peripheral electrostatic discharge areas with conductive areas electrically connected to a cathode of the OLEDs and electrically connected to the electrostatic discharge lines through switch mod…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3225. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).