EL display apparatus

US9959809B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9959809-B2
Application numberUS-201715492033-A
CountryUS
Kind codeB2
Filing dateApr 20, 2017
Priority dateSep 7, 2001
Publication dateMay 1, 2018
Grant dateMay 1, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An EL display apparatus according to the present invention includes an EL device adapted to emit light at a luminance corresponding to a current fed thereto. A source driver outputs a current higher than a current corresponding to an analog video signal to the EL device through a source signal line. This operation charges/discharges a parasitic capacitance present in the source signal line. A second gate driver circuit controls a transistor formed between the EL device and the source driver to operate so that the EL device is fed with the current for only a part of a one-frame period. As a result, the El device emits light for only the part of the period.

First claim

Opening claim text (preview).

What is claimed is: 1. An EL display apparatus comprising: a display screen including pixels arranged in a matrix, each of the pixels including an EL device and a pixel circuit; a source driver circuit configured to output an analog video signal to each of the pixels; a source signal line through which the analog video signal output from the source driver circuit is transmitted; and a gate driver circuit which includes a first gate driver circuit, a second gate driver circuit, a first gate signal line through which a first selection voltage or a first non-selection voltage output from the first gate driver circuit is transmitted, and a second gate signal line through which a second selection voltage or a second non-selection voltage output from the second gate driver circuit is transmitted, wherein the pixel circuit of each of the pixels includes a driving transistor configured to supply a luminescence-causing current to the EL device, a first switching transistor, and a second switching transistor, the first switching transistor is disposed on a path through which the luminescence-causing current flows, the second switching transistor is configured to apply the analog video signal, which is output from the source driver circuit, to the driving transistor, a gate terminal of the first switching transistor is connected to the first gate signal line, a gate terminal of the second switching transistor is connected to the second gate signal line, the first switching transistor and the second switching transistor are independently on/off controlled by the first gate driver circuit and the second gate driver circuit, the source driver circuit is a semiconductor chip and is attached to the EL display apparatus, and an output terminal of the source driver circuit is connected to the source signal line. 2. The EL display apparatus according to claim 1 , wherein the gate driver circuit is configured to receive a control signal that is level-shifted by the source driver circuit. 3. The EL display apparatus according to claim 1 , wherein each of the pixels further includes an encapsulating film that seals the EL device. 4. The EL display apparatus according to claim 1 , wherein the pixel circuit of each of the pixels further includes a third switching transistor, a first terminal of the third switching transistor is connected to a gate terminal of the driving transistor, a second terminal of the third switching transistor is connected to a terminal of the driving transistor other than the gate terminal of the driving transistor, and a gate terminal of the third switching transistor is connected to the second gate signal line. 5. The EL display apparatus according to claim 4 , wherein the third switching transistor includes a multigate structure. 6. The EL display apparatus according to claim 1 , wherein the first gate driver circuit is disposed at a first side of the display screen, the second gate driver circuit is disposed at a second side of the display screen, the pixel circuit of each of the pixels further includes the EL device, and the first switching transistor is configured to control the luminescence-causing current supplied to the EL device. 7. The EL display apparatus according to claim 1 , further comprising: a power supply including a cathode wire and an anode wire, wherein the power supply is configured to generate a cathode voltage and to supply the cathode voltage to the display screen through the cathode wire, and the power supply is configured to generate an anode voltage and to supply the anode voltage to the display screen through the anode wire. 8. The EL display apparatus according to claim 1 , wherein the pixels arranged in the matrix on the display screen include at least pixels of a first color and pixels of a second color, and a size of the pixels of the first color is different from a size of the pixels of the second color. 9. The EL display apparatus according to claim 1 , wherein the gate driver circuit and the driving transistor of the pixel circuit of each of the pixels is formed on a substrate, and the source driver circuit is mounted on the substrate. 10. The EL display apparatus according to claim 1 , wherein the gate driver circuit, the driving transistor, the first switching transistor, and the second switching transistor are formed by a same fabrication process. 11. The EL display apparatus according to claim 10 , wherein the gate driver circuit, the driving transistor, the first switching transistor, and the second switching transistor are formed by the same fabrication process using low temperature polysilicon technology. 12. The EL display apparatus according to claim 1 , wherein the source driver circuit is connected to the source signal line, the source driver circuit is configured to supply a signal voltage to the gate terminal of the driving transistor, the driving transistor is configured to supply a current to the EL device which is N times as large as a predetermined value, and N is greater than one. 13. The EL display apparatus according to claim 1 , wherein the driving transistor is configured to supply the current to the EL device which is N times as large as the predetermined value to achieve a gray scale display indicated by the analog video signal. 14. The EL display apparatus according to claim 1 , wherein the first gate driver circuit includes first gate signal lines, and the first gate driver circuit is configured to select a plurality of the first gate signal lines simultaneously. 15. The EL display apparatus according to claim 1 , wherein the first switching transistor and the second switching transistor are independently on/off controlled by the first gate driver circuit and the second gate driver circuit to vary a duty ratio of the EL device of each of the pixels during a display period. 16. An electronic device, comprising: the EL display apparatus according to claim 1 . 17. The EL display apparatus according to claim 1 , wherein the first gate driver circuit includes a first shift register circuit, and the second gate driver circuit includes a second shift register circuit. 18. The EL display apparatus according to claim 1 , wherein the first gate driver circuit is configured to scan a first gate signal line, and the second gate driver circuit is configured to scan a second gate signal line. 19. A method of controlling an EL display apparatus, the EL display apparatus comprising: a display screen including pixels arranged in a matrix, each of the pixels including an EL device and a pixel circuit; a source driver circuit configured to output an analog video signal to each of the pixels; a source signal line through which the analog video signal output from the source driver circuit is transmitted; and a gate driver circuit which includes a first gate driver circuit, a second gate driver circuit, a first gate signal line through which a first selection voltage or a first non-selection voltage output from the first gate driver circuit is transmitted, and a second gate signal line through which a second selection voltage or a second non-selection voltage output from the second gate driver circuit is transmitted, the pixel circuit of each of the pixels including a driving transistor configured to supply a luminescence-causing current to the EL device, a first switching transistor, and a second switching transistor, the first switching transistor being disposed on a path through which the luminescence-causing current flows, th

Assignees

Inventors

Classifications

  • with the purpose of reversing the voltage across a light emitting or modulating element within a pixel · CPC title

  • Reduction of after-image effects · CPC title

  • with collection of electrodes in groups for n-dimensional addressing · CPC title

  • Adjustment of display parameters · CPC title

  • being a dynamic memory with more than one capacitor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9959809B2 cover?
An EL display apparatus according to the present invention includes an EL device adapted to emit light at a luminance corresponding to a current fed thereto. A source driver outputs a current higher than a current corresponding to an analog video signal to the EL device through a source signal line. This operation charges/discharges a parasitic capacitance present in the source signal line. A s…
Who is the assignee on this patent?
Joled Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/325. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).