Memory device with data scrubbing capability and methods
US-2024393961-A1 · Nov 28, 2024 · US
US9959209B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9959209-B1 |
| Application number | US-73007810-A |
| Country | US |
| Kind code | B1 |
| Filing date | Mar 23, 2010 |
| Priority date | Mar 23, 2010 |
| Publication date | May 1, 2018 |
| Grant date | May 1, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A data storage device is disclosed comprising a non-volatile memory. A command rate profile is initialized, wherein the command rate profile defines a limit on a number of access commands received from a host as a function of an internal parameter of the data storage device. The command rate profile is adjusted in response to a change in operating mode.
Opening claim text (preview).
What is claimed is: 1. A data storage device comprising: a non-volatile memory; and control circuitry operable to: initialize a command rate profile, wherein the command rate profile defines a limit on a number of access commands received from a host as a function of an internal parameter of the data storage device; detect a change in operating mode independent of a user configurable parameter; and adjust the function of the command rate profile in response to the detected change in operating mode. 2. The data storage device as recited in claim 1 , wherein the control circuitry is operable to: detect the change in operating mode by evaluating a history of host commands to estimate whether the data storage device will be accessed in one of a random mode and a sequential mode; and adjust the command rate profile when changing between the random mode and the sequential mode. 3. The data storage device as recited in claim 1 , wherein the command rate profile defines a limit on the number of write commands received from the host. 4. The data storage device as recited in claim 1 , wherein the internal parameter comprises a write cache for caching data blocks of write commands received from the host.
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title
Configuration or reconfiguration of storage systems · CPC title
for peripheral storage systems, e.g. disk cache · CPC title
Disk device · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.