Method and apparatus for frequency interleaving

US9954708B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9954708-B2
Application numberUS-201314081586-A
CountryUS
Kind codeB2
Filing dateNov 15, 2013
Priority dateNov 15, 2013
Publication dateApr 24, 2018
Grant dateApr 24, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The disclosure generally relates to a method and apparatus for frequency interleaving. Specifically, an embodiment of the disclosure relates to a communication system having one or more antennas, a radio, a memory circuit, and a processor circuit. The antennas can be used to communicate signals or to comply with different transmission protocols. The radio can be configured to send and receive radio signals. The memory can communicate with the processor circuit and contain instructions for the processor circuit to write data carriers along a plurality of rows and columns of a 2-D store in bit-reversed order and read the columns of 2-D store.

First claim

Opening claim text (preview).

What is claimed is: 1. A processor to prepare data for transmission in a wireless medium, comprising: a first module configured to write data carriers having a plurality of OFDM symbols along a plurality of rows and columns of a 2-D store in bit-reversed order; and a second module to read the columns of the 2-D store in a bit reversed order to identify the incoming data carriers having the plurality of OFDM symbols; wherein the first module is configured to rotate the columns of the 2-D store by an amount before a column is read. 2. The processor of claim 1 , wherein the first module is configured to rotate each column of the 2-D store in a pseudo random order. 3. The processor of claim 1 , where in the first module further comprises a linear feedback shift register configured to determine a pseudo random order. 4. The processor of claim 1 , wherein the 2-D store comprises n rows and K columns, where n and K are integers. 5. The processor of claim 4 , wherein K is an integer multiple of n. 6. The processor of claim 4 , wherein K is not an integer multiple of n. 7. The processor of claim 1 , wherein the first module is further configured to write a plurality of data subcarriers in a 2-D matrix. 8. A method to prepare data for transmission in a wireless medium, comprising: writing data carriers associated with one or more OFDM symbols at a plurality of rows and columns of a 2-D store stored at a memory, the rows accessed in bit-reversed order; rotating the columns of the 2-D store by an amount; and reading the columns of the 2-D store from the memory in a bit reversed order to identify the incoming data carriers with one or more OFDM symbols. 9. The method of claim 8 , further comprising rotating the columns of the 2-D store in a pseudo random order. 10. The method of claim 8 , wherein the 2-D store comprises n rows and k columns where K is a integer multiple of n, where n is an integer. 11. The method of claim 8 , wherein the 2-D store comprises n rows and k columns where K is not a integer multiple of n, and wherein n is an integer. 12. The method of claim 8 , further comprising writing data subcarriers at the plurality of rows and columns of the 2-D store. 13. A non-transitory computer-readable storage device embedded with a set of instructions to cause a computer to perform a process to prepare data for transmission in a wireless medium, comprising write data carriers having a plurality of OFDM symbols along a plurality of rows and columns of a 2-D store in bit-reversed order; rotate the columns of the 2-D store in a pseudo random order and read the columns of the 2-D store in a bit reversed order to identify the incoming data carriers having the plurality of OFDM symbols. 14. The computer-readable storage device of claim 13 , further comprising instructions to write data carriers along a plurality of n rows and k columns, wherein k is a multiple integer of n, where n is an integer. 15. The computer-readable storage device of claim 13 , further comprising instructions to write data carriers along a plurality of n rows and k columns, wherein k is not a multiple integer of n, where n is an integer. 16. A communication system to prepare data for transmission in a wireless medium, comprising: a radio; a memory circuit; and a processor circuit to write data carriers having a plurality of OFDM symbols along a plurality of rows and columns of a 2-D store in bit-reversed order; rotate the columns of the 2-D store in a pseudo random order and read the columns of the 2-D store in a bit reversed order to identify 2-D block the incoming data carriers having the plurality of OFDM symbols. 17. The communication system of claim 16 , wherein the 2-D store comprises n rows and k columns. 18. A device to prepare data for transmission in a wireless medium, comprising: a first module configured to write a plurality of data carriers having a plurality of OFDM symbols along a plurality of rows and columns of a 2-D store; and a second module to read data carriers having the plurality of OFDM symbols along the plurality of columns and rows of the 2-D store and to identify at least one of the read plurality of data carriers as having the OFDM symbol, wherein the plurality of rows of the 2-D store are accessed in bit-reversed order; wherein one of the first or the second module is further configured to rotate columns of the 2-D store by an amount before a column is read. 19. The device of claim 18 , wherein the first module is configured to rotate each column of the 2-D store in a pseudo random order. 20. The device of claim 18 , wherein the 2-D store comprises n rows and K columns, where n and K are integers. 21. The device of claim 20 , wherein the first module is configured to rotate columns 0 to (K−2) by an amount given. 22. A method to prepare data for transmission in a wireless medium, comprising: writing data carriers associated with one or more OFDM symbols at a plurality of rows and columns of a 2-D store stored at a memory; rotating the columns of the 2-D store by an amount before reading the columns; and reading data carriers along row of the 2-D store, with rows accessed in a bit-reversed order to identify the incoming data carriers with the one or more OFDM symbols. 23. The method of claim 22 , further comprising writing data subcarriers at the plurality of rows and columns of the 2-D store.

Assignees

Inventors

Classifications

  • Modulators · CPC title

  • Inverse fast Fourier transform [IFFT] or inverse discrete Fourier transform [IDFT] modulators in combination with other circuits for modulation · CPC title

  • Inverse Fourier transform modulators, e.g. inverse fast Fourier transform [IFFT] or inverse discrete Fourier transform [IDFT] modulators (H04L27/2634 takes precedence) · CPC title

  • Accessing, addressing or allocating within memory systems or architectures (digital input from, or digital output to record carriers, e.g. to disk storage units, G06F3/06) · CPC title

  • modification of IFFT/IDFT modulator for performance improvement · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9954708B2 cover?
The disclosure generally relates to a method and apparatus for frequency interleaving. Specifically, an embodiment of the disclosure relates to a communication system having one or more antennas, a radio, a memory circuit, and a processor circuit. The antennas can be used to communicate signals or to comply with different transmission protocols. The radio can be configured to send and receive r…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H04L27/2627. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 24 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).