Solid state relay protective device
US-2015043115-A1 · Feb 12, 2015 · US
US9954548B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9954548-B2 |
| Application number | US-201615094240-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 8, 2016 |
| Priority date | Apr 8, 2016 |
| Publication date | Apr 24, 2018 |
| Grant date | Apr 24, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An embodiment electronic circuit includes an electronic switch comprising a load path, a first protection circuit configured to generate a first protection signal based on a current-time-characteristic of a load current through the load path of the electronic switch, and a drive circuit configured to drive the electronic switch based on the first protection signal. The first protection circuit includes a logarithmic analog-to-digital converter (ADC) configured to receive an ADC input signal representing the load current and to output an ADC output signal that includes a sequence of values such that each of the values represents a respective sample of the ADC input signal, a filter configured to filter the ADC output signal and output a filter output signal, and a comparator circuit configured to generate the first protection signal based on comparing the filter output signal with a predefined threshold.
Opening claim text (preview).
What is claimed is: 1. An electronic circuit, comprising: an electronic switch comprising a load path; a first protection circuit configured to generate a first protection signal based on a current-time-characteristic of a load current through the load path of the electronic switch; and a drive circuit configured to drive the electronic switch based on the first protection signal, wherein the first protection circuit comprises: a logarithmic analog-to-digital converter (ADC) configured to receive an ADC input signal representing the load current and to output an ADC output signal that includes a sequence of values such that each of the values represents a respective sample of the ADC input signal, a filter configured to filter the ADC output signal and output a filter output signal, and a comparator circuit configured to generate the first protection signal based on comparing the filter output signal with a predefined threshold wherein the filter is configured to calculate a weighted sum of a plurality of successive values of the ADC output signal and generate the filter output signal based on the weighted sum, and wherein the filter being configured to calculate a weighted sum of a plurality of successive values of the ADC output signal comprises calculating one value S 43 [k] of the filter output signal by S 43 [k]=S 42[ k ]+(1−α)· S 43[ k− 1] where S 42 [k] is one value of the ADC output signal, S 43 [k−1] is one previous value of the filter output signal, and 1−α is a constant, with 1−α<1. 2. The electronic circuit of claim 1 , wherein the filter is configured to calculate (1−α)·S 43 [k−1] only based on or more register shift operations and one or more summations. 3. The electronic circuit of claim 1 , further comprising: a first input configured to receive an input signal, wherein the drive circuit is further configured to drive the electronic switch based on the input signal. 4. The electronic circuit of claim 3 , wherein the drive circuit is configured to switch the electronic switch based on the input signal when the first protection signal has an enable level, switch off the electronic switch when the input signal has an on-level and the first protection signal has a disable level, and after the electronic switch has been switched off by a disable level of the first protection signal, switch on the electronic switch when the first protection signal has a disable level and after the input signal has changed from an off-level to an on-level. 5. The electronic circuit of claim 1 , further comprising: a second input configured to receive a signal representing the predefined threshold. 6. The electronic circuit of claim 1 , further comprising: a second protection circuit configured to generate a second protection signal based only on a current level of the load path current. 7. The electronic circuit of claim 1 , further comprising: a third protection circuit configured to generate a third protection signal based on a temperature of the electronic switch. 8. The electronic circuit of claim 1 , wherein the electronic switch comprises at least one device selected from the group consisting of: a MOSFET; an IGBT; a BJT; a JFET; and a GaN HEMT. 9. A method, comprising: generating a first protection signal based on a current-time-characteristic of a current through a load path of an electronic switch; and driving the electronic switch based on the first protection signal, wherein generating the first protection signal comprises: by a logarithmic analog-to-digital converter (ADC), receiving an ADC input signal representing the load path current and outputting an ADC output signal that includes a sequences of values such that each of the values represents a respective sample of the ADC input signals, filtering the ADC output signal and outputting a filter output signal by a filter, and generating the first protection signal based on comparing the filter output signal with a predefined threshold by a comparator circuit filtering the ADC output signal by the filter comprises calculating a weighted sum wherein of a plurality of successive values of the ADC output signal and generating the filter output signal based on the weighted sum, and wherein calculating the weighted sum of a plurality of successive values of the ADC output signal comprises calculating one value S 43 [k] of the filter output signal by S 43[ k]=S 42[ k ]+(1−α)· S 43[ k− 1 ] where S 42 [k] is one value of the ADC output signal, S 43 [k−1]is one previous value of the filter output signal, and 1−α is a constant, with 1−α<1. 10. The method of claim 9 , wherein calculating (1−α)· S 43 [k−1] is only based on or more register shift operations and one or more summations. 11. The method of claim 9 , further comprising: driving the electronic switch based on an input signal. 12. The method of claim 11 , wherein the driving the electronic switch based on the input signal comprises: switching the electronic switch based on the input signal when the first protection signal has an enable level, switching off the electronic switch when the input signal has an on-level and the first protection signal has a disable level, and after the electronic switch has been switched off by a disable level of the first protection signal, switching on the electronic switch when the first protection signal has a disable level and after the input signal has changed from an off-level to an on-level. 13. The method of claim 9 , further comprising: generating a second protection signal based only on a current level of the load path current. 14. The method of claim 9 , further comprising: generating a third protection signal based on a temperature of the electronic switch. 15. The method of claim 9 , wherein the electronic switch comprises at least one device selected from the group consisting of: a MOSFET; an IGBT; a BJT; a JFET; and a GaN HEMT. 16. The electronic circuit of claim 1 , wherein the logarithmic ADC is configured to generate each value of the ADC output signal based on comparing each respective sample of the ADC input signal with a plurality of reference voltages, wherein each but one of the plurality of reference voltages is a multiple of a next lower reference voltage. 17. The method of claim 9 , wherein the logarithmic ADC is configured to generate each value of the ADC output signal based on comparing each respective sample of the ADC input signal with a plurality of reference voltages, wherein each but one of the plurality of reference voltages is a multiple of a next lower reference voltage. 18. The method of claim 9 , wherein the logarithmic ADC comprises an input coupled to a current sense node of the electronic switch. 19. The method of claim 9 , further comprising generating, by the electronic switch, a first current, wherein the first current is proportional to the load path current. 20. The method of claim 19 , further comprising: converting, by a current-to-voltage converter, the first current to a first voltage; and providing the first voltage to an input of the logarithmic ADC. 21. The electronic circuit of claim 1 , wherein the logarithmic ADC comprises an input coupled to a current sense node of the electronic switch. 22. The electronic circuit of claim 21 , further comprises a current-to-voltage converter coupled between the current sense node of the electronic switch and the input of the logarithmic ADC. 23.
the voltage divider being a single resistor string · CPC title
Non-linear conversion · CPC title
responsive to excess current (responsive to abnormal temperature caused by excess current H02H5/04) · CPC title
sequentially only, e.g. successive approximation type (converting more than one bit per step H03M1/14) · CPC title
Cutting off the power supply under fault conditions (protective devices and circuit arrangements in general H01H; H02H) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.