Technologies for dividing work across accelerator devices
US-2024143410-A1 · May 2, 2024 · US
US9952995B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9952995-B2 |
| Application number | US-201214441188-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 27, 2012 |
| Priority date | Nov 27, 2012 |
| Publication date | Apr 24, 2018 |
| Grant date | Apr 24, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A master device has a slave port and a redundant slave port for communicating with slaves according to a network protocol, e.g. EtherCAT, via data packets including a circulating bit. The slaves are arranged in a sequence starting at the slave port, and are connected via a communication medium. A respective slave in the sequence detects whether the connection to its processing receiver is lost, and, if so, internally transfers any data packets from its forwarding arrangement to its processing arrangement, while setting the circulating bit. The master device has a switcher unit coupled to the redundant slave port and a last slave in the sequence. The switcher unit transfers data packets from the switcher receiver to the switcher transmitter, and detects whether a circulating bit is set. If so, the unit switches off said transferring and switches on a connection between the redundant slave port and the switcher for transferring replicated packets to the sequence. Advantageously, the system enables hot plug-in and also distributed clock synchronization, and reduces the processing requirements of the master device.
Opening claim text (preview).
The invention claimed is: 1. An electronic master device, the device comprising a master unit having a slave port and a redundant slave port for communicating with slaves according to a network protocol, the network protocol defining data packets comprising data bytes having a predetermined structure including a circulating bit, the slaves being arranged for connection via a communication medium in a sequence starting at a slave port of a master device, the redundant slave port being arranged for replicating packets transferred via the slave port, a respective slave having processing arrangement comprising a processing receiver coupled to a processing transmitter for receiving, processing and transmitting the data packets, and a forwarding arrangement comprising a forwarding receiver coupled to a forwarding transmitter for receiving, forwarding and transmitting the data packets, the communication medium providing a respective connection from a processing transmitter of a respective slave in the sequence to a receiver of a slave adjacent to the respective slave in one direction in the sequence, and the communication medium providing a further respective connection from a forwarding transmitter of the respective slave to a receiver of a further slave adjacent to the respective slave in the other direction in the sequence, the respective slave in the sequence being arranged for detecting whether the connection to the respective processing receiver is lost, and, if so, internally transferring any data packets from the forwarding arrangement to the processing arrangement, while setting the circulating bit, the electronic master device being provided with a switcher unit coupled to the redundant slave port and having a switcher port, the switcher port having a switcher receiver and a switcher transmitter to be coupled to a last slave in the sequence positioned at the end opposite to the slave port, the switcher unit being arranged for in a terminating mode, internally transferring any data packets from the switcher receiver to the switcher transmitter, and providing distributed clock synchronization for synchronizing respective networking clocks in respective slave and master devices in the network in a single sequence of slaves during terminating mode; providing said distributed clock synchronization in two separate sub-sequences of slaves during transfer mode; detecting, in a data packet received on the switcher receiver, whether a circulating bit is set, and if so, switching to a transfer mode by switching off said internally transferring and switching on a connection between the redundant slave port and the switcher receiver for transferring received packets to the redundant slave port, and between the redundant slave port and switcher transmitter for transferring said replicated packets to the sequence. 2. Device as claimed in claim 1 , wherein the switcher unit is an embedded slave unit coupled between the redundant port and the last slave in the sequence, adapted to perform said transferring, detecting and switching. 3. Device as claimed in claim 1 , comprising a further embedded slave unit coupled between the slave port and a first slave in the sequence positioned at the end opposite to the switcher unit. 4. Device as claimed in claim 2 , wherein the embedded slave unit is capable to provide distributed clock synchronization for synchronizing respective networking clocks in respective slave and master devices in the network. 5. Device as claimed in claim 1 , wherein the switcher unit is arranged to provide an interrupt to the master device for signaling that an error has occurred in the sequence. 6. Device as claimed in claim 5 , wherein the switcher unit is arranged to provide the interrupt to the master device for signaling that switching to the transfer mode is to occur. 7. Switcher device for cooperating with a master device as claimed claim 1 . 8. Switcher device as claimed in claim 7 , wherein the switcher device is a slave node device. 9. Switcher device as claimed in claim 7 , wherein the switcher device is arranged to provide an interrupt to the master device for signaling that an error has occurred in the sequence. 10. The device as claimed in claim 1 , wherein the network protocol is EtherCAT. 11. An integrated circuit comprising at least one electronic device according to claim 1 . 12. Method of transferring packets in a network, the network comprising an electronic master device, the device comprising a master unit having a slave port and a redundant slave port for communicating with slaves according to a network protocol, the network protocol defining data packets comprising data bytes having a predetermined structure including a circulating bit, the slaves being arranged for connection via a communication medium in a sequence starting at a slave port of a master device, the redundant slave port being arranged for replicating packets transferred via the slave port, a respective slave having processing arrangement comprising a processing receiver coupled to a processing transmitter for receiving, processing and transmitting the data packets, and a forwarding arrangement comprising a forwarding receiver coupled to a forwarding transmitter for receiving, forwarding and transmitting the data packets, the communication medium providing a respective connection from a processing transmitter of a respective slave in the sequence to a receiver of a slave adjacent to the respective slave in one direction in the sequence, and the communication medium providing a further respective connection from a forwarding transmitter of the respective slave to a receiver of a further slave adjacent to the respective slave in the other direction in the sequence, the respective slave in the sequence being arranged for detecting whether the connection to the respective processing receiver is lost, and, if so, internally transferring any data packets from the forwarding arrangement to the processing arrangement, while setting the circulating bit, the electronic master device being provided with a switcher unit coupled to the redundant slave port and having a switcher port, the switcher port having a switcher receiver and a switcher transmitter to be coupled to a last slave in the sequence positioned at the end opposite to the slave port, the method comprising: in a terminating mode, internally transferring, by the switcher port, any data packets from the switcher receiver to the switcher transmitter, and providing distributed clock synchronization for synchronizing respective networking clocks in respective slave and master devices in the network in a single sequence of slaves during terminating mode; providing said distributed clock synchronization in two separate sub-sequences of slaves during transfer mode; detecting, by the switcher port in a data packet received on the switcher receiver, whether a circulating bit is set, and if so, switching, by the switcher port, to a transfer mode by switching off said internally transferring; and switching, by the switcher port, on a connection between the redundant slave port and the switcher receiver for transferring received packets to the redundant slave port, and between the redundant slave port and switcher transmitter for transferring said replicated packets to the sequence. 13. Method as claimed in claim 12 , comprising providing an interrupt to the master device for signaling that an error has occurred in the sequence. 14. Method as claimed in claim 13 , comprising providing the interrupt to the master device for signaling that switching to the transfer mode is to occur.
Ring fault isolation or reconfiguration {(for SDH/SONET ring networks H04J3/085)} · CPC title
for recovering from a failure of a protocol instance or entity, e.g. service redundancy protocols, protocol state redundancy or protocol service redirection (management of faults, events, alarms or notifications in data switching networks H04L41/06) · CPC title
using interrupt (G06F13/32 takes precedence) · CPC title
being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus · CPC title
using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.