Low drop-out regulator circuit, chip and electronic device

US9952609B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9952609-B2
Application numberUS-201515327916-A
CountryUS
Kind codeB2
Filing dateAug 18, 2015
Priority dateAug 19, 2014
Publication dateApr 24, 2018
Grant dateApr 24, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A low dropout linear regulator circuit comprises a voltage reference source module ( 100 ), an error amplifier ( 200 ), a reference voltage determining module ( 300 ), a power transmission device ( 400 ) and a feedback module ( 500 ); wherein the voltage reference source module ( 100 ) provides a reference voltage for the error amplifier ( 200 ), the reference voltage determining module ( 300 ) controls an enablement of the error amplifier ( 200 ) according to whether the voltage reference source module ( 100 ) is completely started, the error amplifier ( 200 ) controls ON/OFF of the power transmission device ( 400 ) according to the reference voltage provided by the voltage reference source module ( 100 ) and a feedback voltage provided by the feedback module ( 500 ). A chip having the above low dropout linear regulator circuit and a electronic device having the above chip are provided.

First claim

Opening claim text (preview).

What is claimed is: 1. A low dropout linear regulator circuit, comprising: a voltage reference source module, an error amplifier, a reference voltage determining module, a power transmission device, and a feedback module; wherein the voltage reference source module provides a reference voltage for the error amplifier, the reference voltage determining module controls an enablement of the error amplifier according to whether the voltage reference source module is completely started, the error amplifier controls ON/OFF of the power transmission device according to the reference voltage provided by the voltage reference source module and a feedback voltage provided by the feedback module. 2. The low dropout linear regulator circuit of claim 1 , characterized in that, the circuit further comprises an input voltage terminal; the voltage reference source module comprises a first out connected to an inverting input of the error amplifier, and a second output connected to a determining signal input of the reference voltage determining module; the reference voltage determining module comprises the determining signal input, and a determining signal output connected to an enable of the error amplifier; the error amplifier comprises the inverting input, the enable, an amplification signal output connected to a control terminal of the power transmission device, and a non-inverting input connected to a feedback terminal of the feedback module; the power transmission device comprises the control terminal, a switching input connected to the input voltage terminal, and a switching output connected to a current input of the feedback module; and the feedback module comprises the feedback terminal and the current input. 3. The low dropout linear regulator circuit of claim 2 , characterized in that, the reference voltage determining module further comprises a first transistor, a second transistor, a third transistor and a fourth transistor; wherein the third transistor and the second transistor forms a mirror current source, the input voltage terminal provides a reference current for the mirror current source; a gate of the first transistor serves as the determining signal input, which is configured to control a gate of the second transistor to turn on the input voltage terminal or to be grounded; a first electrode of the fourth transistor is connected to a common-gate terminal of the mirror current source, a second electrode of the fourth transistor is grounded, which is configured to control the mirror current source to provide a determining signal for the error amplifier. 4. The low dropout linear regulator circuit of claim 3 , characterized in that, the input voltage terminal is connected to a first electrode of the first transistor, the first electrode of the second transistor, and a gate of the fourth transistor; second electrodes of the first transistor, the second transistor, the third transistor and the fourth transistor are grounded; the gate of the second transistor and a gate of the third transistor are connected to serve as the common-gate terminal of the mirror current source, the first electrode and the gate of the second transistor are short-connected, a first electrode of the third transistor serves as the determining signal output terminal. 5. The low dropout linear regulator circuit of claim 3 , characterized in that, the circuit further comprises a first load network and a second load network; the input voltage terminal is connected to a first electrode of the first transistor by the first load network, the input voltage terminal is connected to a gate of the fourth transistor by the first load network, the input voltage terminal is connected to the first electrode of the second transistor by the second load network. 6. The low dropout linear regulator circuit of claim 5 , characterized in that, the first load network is a first resistor, and the second load network is a second resistor. 7. The low dropout linear regulator circuit of claim 5 , characterized in that, the first load network is a fifth transistor, and the second load network is a sixth transistor, the voltage reference source module is connected to a gate of the fifth transistor and a gate of the sixth transistor to provide a bias voltage. 8. The low dropout linear regulator circuit of claim 2 , characterized in that, the feedback module further comprises a third resistor and a fourth resistor, the current input terminal is grounded by the third resistor and the fourth resistor, a junction of the third resistor and the fourth resistor serves as the feedback terminal. 9. The low dropout linear regulator circuit of claim 1 characterized in that, the power transmission device is a field effect transistor. 10. The low dropout linear regulator circuit of claim 1 , characterized in that, further comprising a starting circuit module, the starting circuit module is configured to control starting of the voltage reference source module. 11. A chip, comprising a low dropout linear regulator circuit of claim 1 . 12. An electronic device, comprising a chip of claim 11 .

Assignees

Inventors

Classifications

  • using semiconductor devices in series with the load as final control devices (G05F1/461 takes precedence) · CPC title

  • G05F1/468Primary

    characterised by reference voltage circuitry, e.g. soft start, remote shutdown · CPC title

  • characterised by the feedback circuit · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9952609B2 cover?
A low dropout linear regulator circuit comprises a voltage reference source module ( 100 ), an error amplifier ( 200 ), a reference voltage determining module ( 300 ), a power transmission device ( 400 ) and a feedback module ( 500 ); wherein the voltage reference source module ( 100 ) provides a reference voltage for the error amplifier ( 200 ), the reference voltage determining module ( 300 )…
Who is the assignee on this patent?
Csmc Technologies Fab1 Co Ltd, Csmc Tech Fabi Co Ltd
What technology area does this patent fall under?
Primary CPC classification G05F1/468. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 24 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).