Cmos oscillator having stable frequency with process, temperature, and voltage variation
US-2016065220-A1 · Mar 3, 2016 · US
US9946290B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9946290-B2 |
| Application number | US-201615236931-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 15, 2016 |
| Priority date | Aug 31, 2015 |
| Publication date | Apr 17, 2018 |
| Grant date | Apr 17, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A current reference circuit includes a reference current supply unit configured to generate a reference current having a target current level, a current-frequency converter configured to receive a first temporary reference current corresponding to the reference current from the reference current supply unit and to generate a first comparison clock signal in response to the first temporary reference current, and a first current compensation unit configured to generate a first current compensation signal used for the first temporary reference current to reach the target current level in response to a frequency of a reference clock signal and a frequency of the first comparison clock signal.
Opening claim text (preview).
What is claimed is: 1. A current reference circuit, comprising: a reference current supply unit configured to generate a reference current having a target current level; a current-frequency converter configured to receive a first temporary reference current corresponding to the reference current from the reference current supply unit and to generate a first comparison clock signal, in response to the first temporary reference current; and a first current compensation unit configured to generate a first current compensation signal used for the first temporary reference current to reach the target current level, in response to a frequency of a reference clock signal and a frequency of the first comparison clock signal, wherein the reference current supply unit comprises: a unit current generator configured to generate a unit current for generating the reference current; and a current level adjustor configured to receive the first current compensation signal from the first current compensation unit and to adjust a current level of the first temporary reference current, in response to the first current compensation signal. 2. The current reference circuit of claim 1 , wherein the unit current generator comprises a beta multiplier reference (BMR) circuit including a complementary metal-oxide semiconductor (CMOS) transistor. 3. The current reference circuit of claim 1 , wherein the first current compensation unit comprises: a first frequency detector configured to detect the frequency of the first comparison clock signal and the frequency of the reference clock signal; and a first current compensation supply unit configured to compare a level of the frequency of the first comparison clock signal and a level of the frequency of the reference clock signal and to generate the first current compensation signal in response to a result of the comparison. 4. The current reference circuit of claim 3 , wherein the first frequency detector comprises a frequency divider configured to divide the frequency of the reference clock signal. 5. The current reference circuit of claim 3 , wherein the first current compensation signal supply unit comprises: a first frequency comparison unit configured to generate a first comparison signal in response to the comparison result; and a first current compensation signal generator configured to generate the first current compensation signal in response to the first comparison signal. 6. The current reference circuit of claim 1 , wherein the first temporary reference current corresponds to a current which is obtained through a change in the reference current caused by a process, voltage, or temperature (PVT) change, and a current level of the reference current differs from a current level of the first temporary reference current. 7. A current reference circuit, comprising: a reference current supply unit configured to generate a reference current having a target current level; a current-frequency converter configured to receive a first temporary reference current corresponding to the reference current from the reference current supply unit and to generate a first comparison clock signal, in response to the first temporary reference current; and a first current compensation unit configured to generate a first current compensation signal used for the first temporary reference current to reach the target current level, in response to a frequency of a reference clock signal and a frequency of the first comparison clock signal, wherein the current-frequency converter comprises: a frequency locked loop circuit configured to receive a second temporary reference current from the reference current supply unit and generate a frequency locked loop current corresponding to a clock signal having a locked target frequency; and a first current control oscillator configured to obtain a third temporary reference current by summing the frequency locked loop current and the first temporary reference current and to generate the first comparison clock signal corresponding to the third temporary reference current. 8. The current reference circuit of claim 7 , wherein the frequency locked loop circuit comprises: a second current control oscillator configured to receive the second temporary reference current and to generate a second comparison clock signal corresponding to the second temporary reference current; and a second current compensation unit configured to receive the reference clock signal and the second comparison clock signal and generate a second current compensation signal in response to the frequency of the reference clock signal and a frequency of the second comparison clock signal. 9. The current reference circuit of claim 8 , wherein the second current compensation unit comprises: a second frequency detector configured to detect the frequency of the second comparison clock signal and the frequency of the reference clock signal; and a second current compensation supply unit configured to compare a level of the frequency of the second comparison clock signal and a level of the frequency of the reference clock signal and to generate the second current compensation signal in response to a result of the comparison. 10. The current reference circuit of claim 8 , wherein a circuit configuration of the first current control oscillator is the same as a circuit configuration of the second current control oscillator. 11. An electronic device, comprising: a current reference circuit configured to perform at least one-time current locked loop operation of generating a comparison clock signal based on a temporary reference current and compensating for the temporary reference current by using a frequency of a reference clock signal and a frequency of the comparison clock signal, and generating a reference current corresponding to the compensated temporary reference current; and a function block configured to operate based on the reference current, wherein the current reference circuit comprises a frequency locked loop circuit configured to generate a frequency locked loop current, and a current control oscillator configured to generate the comparison clock signal by summing the frequency locked loop current and the temporary reference current, wherein the frequency locked loop current is directly provided to the current control oscillator from the frequency locked loop circuit, wherein the current reference circuit further comprises: a unit current generator configured to generate a unit current for generating the reference current; and a current level adjustor configured to adjust a current level of the temporary reference current, in response to a current compensation signal. 12. The electronic device of claim 11 , wherein the reference clock signal is received from a crystal oscillator. 13. The electronic device of claim 11 , wherein the current reference circuit further comprises a current compensation unit configured to compare a level of a frequency of the reference clock signal and a level of a frequency of the comparison clock signal and to generate the current compensation signal, which is used to compensate for the temporary reference current, based on a result of the comparison. 14. A current reference circuit, comprising: a reference current supply circuit configured to output a reference current and a temporary reference current; a current-frequency converter configured to receive the temporary reference current and a generate a comparison clock signal; and a current compensating circuit configured to receive the comparison clock signal and a reference clock signal, generate a current compensation si
using field-effect transistors only · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.