Protection and management of a power supply output shorted to ground

US9941726B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9941726-B2
Application numberUS-201615135089-A
CountryUS
Kind codeB2
Filing dateApr 21, 2016
Priority dateApr 21, 2016
Publication dateApr 10, 2018
Grant dateApr 10, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some examples, a circuit is configured to receive an input signal and deliver, based on the input signal, a charging current to a capacitor. The circuit may be further configured to receive an output voltage that indicates a charge on the capacitor. The circuit may be further configured to determine that the output voltage is shorted to a reference ground. The circuit may be further configured to reduce, based on determining that the output voltage is shorted to the reference ground, the charging current.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit configured to: receive an input signal; deliver, based on the input signal, a charging current to a capacitor; receive an output voltage that indicates a charge on the capacitor; determine that the output voltage is shorted to a reference ground; and reduce, based on determining that the output voltage is shorted to the reference ground, the charging current. 2. The circuit of claim 1 , wherein the circuit is configured to determine that the output voltage is shorted to the reference ground by at least determining that the output voltage is shorted to the reference ground for longer than a threshold time duration. 3. The circuit of claim 1 , further configured to: determine, after reducing the charging current, that the output voltage is not shorted to the reference ground; and increase, based on determining that the output voltage is not shorted to the reference ground, the charging current. 4. The circuit of claim 3 , wherein the circuit is configured to increase the charging current by at least delivering a charging current of a first magnitude higher than one milliampere. 5. The circuit of claim 1 , wherein the circuit is configured to reduce the charging current by at least reducing the charging current to a second magnitude lower than five hundred microamperes. 6. The circuit of claim 1 , wherein the circuit is configured to reduce the charging current by at least reducing the input signal. 7. The circuit of claim 1 , wherein the circuit is configured to determine that the output voltage is shorted to the reference ground by at least comparing the output voltage to a reference voltage. 8. The circuit of claim 7 , wherein the circuit is configured to compare the output voltage to the reference voltage by at least: delivering the output voltage to a first input of a comparator; and delivering the reference voltage to a second input of a comparator. 9. The circuit of claim 8 , wherein the circuit is configured to set a timer based on the output of the comparator. 10. A circuit configured to: receive an output voltage that indicates a charge on a capacitor; determine that the output voltage is lower than a reference voltage; and deliver, based on determining that the output voltage is lower than the reference voltage, a charging current to a capacitor, wherein the charging current is proportional to the output voltage when the output voltage is lower than the reference voltage. 11. The circuit of claim 10 , further configured to: determine that the output voltage is higher than the reference voltage; and deliver, based on determining that the output voltage is higher than the reference voltage, the charging current to the capacitor, wherein the charging current is not based on the output voltage when the output voltage is higher than the reference voltage. 12. The circuit of claim 11 , wherein the charging current is higher than one milliampere when the output voltage is higher than the reference voltage. 13. The circuit of claim 10 , further configured to: control, based on determining that the output voltage is lower than the reference voltage, an input signal, wherein the charging current is based on the input signal. 14. The circuit of claim 10 , wherein the circuit is configured to determine that the output voltage is lower than the reference voltage by at least: delivering an offset current based on the output voltage; and delivering, based on the offset current and the charging current at a previous time, the charging current to the capacitor; wherein the offset current is zero when the output voltage is higher than the reference voltage, and wherein the offset current is proportional to the output voltage when the output voltage is lower than the reference voltage. 15. The circuit of claim 10 , wherein the circuit is configured to determine that the output voltage is lower than the reference voltage by at least delivering the output voltage to a voltage-controlled current source. 16. The circuit of claim 10 , wherein the charging current is lower than five hundred microamperes when the output voltage is zero. 17. A method comprising: delivering a charging current to a capacitor; receiving an output voltage that indicates the charge on the capacitor; comparing the output voltage to a reference voltage; controlling, based on comparing the output voltage to a reference voltage, the charging current. 18. The method of claim 17 , further comprising: determining that the output voltage is shorted to a reference ground for longer than a threshold time duration; and reducing, based on determining that the output voltage is shorted to the reference ground, the charging current. 19. The method of claim 18 , further comprising: determining, after reducing the charging current, that the output voltage is not shorted to the reference ground; and increasing, based on determining that the output voltage is not shorted to the reference ground, the charging current. 20. The method of claim 17 , further comprising: determining that the output voltage is lower than a reference voltage, wherein the charging current is proportional to the output voltage when the output voltage is lower than the reference voltage.

Assignees

Inventors

Classifications

  • in response to measured battery parameters, e.g. voltage, current or temperature profile · CPC title

  • H02J7/90Primary

    Regulation of charging or discharging current or voltage · CPC title

  • using capacitors as storage or buffering devices · CPC title

  • Electricity · mapped topic

  • H02J7/007Primary

    Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9941726B2 cover?
In some examples, a circuit is configured to receive an input signal and deliver, based on the input signal, a charging current to a capacitor. The circuit may be further configured to receive an output voltage that indicates a charge on the capacitor. The circuit may be further configured to determine that the output voltage is shorted to a reference ground. The circuit may be further configur…
Who is the assignee on this patent?
Infineon Technologies Austria Ag
What technology area does this patent fall under?
Primary CPC classification H02J7/90. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 10 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).