Power amplifier bias circuit

US9935593B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9935593-B2
Application numberUS-201514867178-A
CountryUS
Kind codeB2
Filing dateSep 28, 2015
Priority dateSep 29, 2014
Publication dateApr 3, 2018
Grant dateApr 3, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Power amplifier bias circuit. A power amplifier bias circuit can include an emitter follower device and an emitter follower mirror device coupled to form a mirror configuration. The emitter follower device can be configured to provide a bias signal for a power amplifier at an output port. The power amplifier bias circuit can include a reference device configured to mirror an amplifying device of the power amplifier. The emitter follower mirror device can be configured to provide a mirror bias signal to the reference device.

First claim

Opening claim text (preview).

What is claimed is: 1. A power amplifier bias circuit comprising: an emitter follower device and an emitter follower mirror device coupled to form a mirror configuration, the emitter follower device being configured to provide a bias signal for a power amplifier at an output port; a reference device configured to mirror an amplifying device of the power amplifier, the emitter follower mirror device being configured to provide a mirror bias signal to the reference device; an enable circuit coupled between an input port of the power amplifier bias circuit and the reference device; an output resistor coupled between the emitter follower device and the output port; and a reference-base resistor coupled between the emitter follower mirror device and the reference device. 2. The power amplifier bias circuit of claim 1 wherein the emitter follower device includes an emitter follower transistor, the emitter follower mirror device includes an emitter follower mirror transistor, and the emitter follower transistor and emitter follower mirror transistor are coupled by their respective bases to form the mirror configuration. 3. The power amplifier bias circuit of claim 1 wherein a current through the amplifying device is proportional to a current through the reference device. 4. The power amplifier bias circuit of claim 1 wherein the reference device includes a reference transistor configured to mirror an amplifying transistor of the amplifying device. 5. The power amplifier bias circuit of claim 4 wherein the emitter follower device is configured to provide the bias signal to a base of the amplifying transistor and the emitter follower mirror device is configured to provide the mirror bias signal to a base of the reference transistor. 6. The power amplifier bias circuit of claim 4 wherein a node between the emitter follower device and the emitter follower mirror device has a voltage of approximately twice a base-emitter voltage (2Vbe) of the amplifying transistor. 7. The power amplifier bias circuit of claim 6 further comprising a source follower device having an output coupled to the node. 8. The power amplifier bias circuit of claim 7 wherein the source follower device is configured as a zero shift buffer. 9. The power amplifier bias circuit of claim 7 wherein the source follower device includes a source follower field-effect transistor (FET). 10. The power amplifier bias circuit of claim 9 further comprising a second FET having a drain coupled to a source of the source follower FET. 11. The power amplifier bias circuit of claim 6 further comprising a capacitor coupled between the node and a ground potential. 12. The power amplifier bias circuit of claim 1 wherein the input port is configured to receive at least one of a reference voltage or a reference current.

Assignees

Inventors

Classifications

  • Amplifiers in which input is applied to, or output is derived from, an impedance common to input and output circuits of the amplifying element, e.g. cathode follower · CPC title

  • the gated amplifier being switched on or off by putting into parallel or not, by choosing between amplifiers by (a ) switch(es) · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

  • H03F3/211Primary

    using a combination of several amplifiers (H03F3/60 takes precedence) · CPC title

  • Tuned amplifiers (H03F3/193, H03F3/195 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9935593B2 cover?
Power amplifier bias circuit. A power amplifier bias circuit can include an emitter follower device and an emitter follower mirror device coupled to form a mirror configuration. The emitter follower device can be configured to provide a bias signal for a power amplifier at an output port. The power amplifier bias circuit can include a reference device configured to mirror an amplifying device o…
Who is the assignee on this patent?
Skyworks Solutions Inc
What technology area does this patent fall under?
Primary CPC classification H03F3/211. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 03 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).