Solid-state imaging device

US9935149B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9935149-B2
Application numberUS-201715441568-A
CountryUS
Kind codeB2
Filing dateFeb 24, 2017
Priority dateJun 27, 2012
Publication dateApr 3, 2018
Grant dateApr 3, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A solid-state imaging device according to the present disclosure includes: a charge storage region that stores a signal charge obtained through photoelectric conversion in a photoelectric conversion film; an amplification transistor that amplifies the signal charge stored in the charge storage region in a corresponding pixel; a contact plug that is electrically connected to the charge storage region and contains a semiconductor material; and a line that is disposed above the contact plug and contains a semiconductor material. The contact plug and the charge storage region are electrically connected, and the contact plug and a gate electrode of the amplification transistor are electrically connected via the line.

First claim

Opening claim text (preview).

The invention claimed is: 1. A solid-state imaging device comprising: a semiconductor substrate; a plurality of pixels that is disposed in a matrix above the semiconductor substrate; a pixel electrode that is disposed in each of the pixels and electrically isolated from an adjacent one of the pixels; a photoelectric conversion film that is disposed above the pixel electrode and performs photoelectric conversion of light into a signal charge; a charge storage region that is disposed in each of the pixels, is electrically connected to the pixel electrode, and stores the signal charge obtained through the photoelectric conversion in the photoelectric conversion film; an amplification transistor that is disposed in each of the pixels and amplifies the signal charge stored in the charge storage region in a corresponding one of the pixels; a first contact plug that comprises a semiconductor material having semiconducting properties; a line that is disposed above the first contact plug and the charge storage region and comprises a semiconductor material having semiconducting properties; and an element isolation region that is adjacent to the charge storage region, wherein the first contact plug and the charge storage region are electrically connected, the first contact plug and a gate electrode of the amplification transistor are electrically connected via the line, the line is disposed so as to cover at least a portion of the charge storage region in a plan view of the solid-state imaging device, the charge storage region includes an impurity diffusion layer in direct contact with the first contact plug, and the line is disposed so as to cover a portion of the element isolation region in the plan view of the solid-state imaging device, wherein a height of a connection surface between the line and the first contact plug from an upper surface of the semiconductor substrate is less than a height of an upper surface of the gate electrode of the amplification transistor from the upper surface of the semiconductor substrate. 2. The solid-state imaging device according to claim 1 , further comprising: a gate electrode of a reset transistor that resets the charge storage region; and a sidewall layer that covers a lateral surface of the gate electrode of the reset transistor, wherein the sidewall layer is disposed without overlapping the first contact plug in the plan view of the solid-state imaging device. 3. The solid-state imaging device according to claim 1 , further comprising a second contact plug that is electrically connected to the line on an upper surface of the line, wherein the second contact plug is disposed so as to avoid a portion directly above the first contact plug in a sectional view of the solid-state imaging device. 4. The solid-state imaging device according to claim 1 , wherein the height of the connection surface between the line and the first contact plug from the upper surface of the semiconductor substrate is greater than a height of a bottom surface of the gate electrode of the amplification transistor from the upper surface of the semiconductor substrate. 5. The solid-state imaging device according to claim 3 , wherein the second contact plug comprises a metallic material. 6. The solid-state imaging device according to claim 2 , wherein a gate oxide film for the amplification transistor and a gate oxide film for the reset transistor have a same thickness. 7. The solid-state imaging device according to claim 1 , wherein the charge storage region is an n − -type charge storage region. 8. A solid-state imaging device comprising: a semiconductor substrate; a plurality of pixels that is disposed in a matrix above the semiconductor substrate; a pixel electrode that is disposed in each of the pixels and electrically isolated from an adjacent one of the pixels; a photoelectric conversion film that is disposed above the pixel electrode and performs photoelectric conversion of light into a signal charge; a charge storage region that is disposed in each of the pixels, is electrically connected to the pixel electrode, and stores the signal charge obtained through the photoelectric conversion in the photoelectric conversion film; an amplification transistor that is disposed in each of the pixels and amplifies the signal charge stored in the charge storage region in a corresponding one of the pixels; a first contact plug that comprises a semiconductor material having semiconducting properties; and a line that is disposed above the first contact plug and the charge storage region and comprises a semiconductor material having semiconducting properties, wherein the first contact plug and the charge storage region are electrically connected, the first contact plug and a gate electrode of the amplification transistor are electrically connected via the line, the line is disposed so as to cover at least a portion of the charge storage region in a plan view of the solid-state imaging device, the charge storage region includes an impurity diffusion layer in direct contact with the first contact plug, and the first contact plug and the line comprise polysilicon, the first contact plug and the line are of a same conductivity type, and the polysilicon has an impurity concentration ranging from 10 19 /cm 3 to 10 21 /cm 3 , wherein a height of a connection surface between the line and the first contact plug from an upper surface of the semiconductor substrate is less than a height of an upper surface of the gate electrode of the amplification transistor from the upper surface of the semiconductor substrate. 9. The solid-state imaging device according to claim 8 , wherein the charge storage region and the first contact plug are of a same conductivity type, and the first contact plug has an impurity concentration higher than an impurity concentration of the charge storage region. 10. The solid-state imaging device according to claim 9 , wherein the impurity concentration of the charge storage region ranges from 10 16 /cm 3 to 10 18 /cm 3 . 11. A solid-state imaging device comprising: a semiconductor substrate; a plurality of pixels that is disposed in a matrix above the semiconductor substrate; a pixel electrode that is disposed in each of the pixels and electrically isolated from an adjacent one of the pixels; a photoelectric conversion film that is disposed above the pixel electrode and performs photoelectric conversion of light into a signal charge; a charge storage region that is disposed in each of the pixels, is electrically connected to the pixel electrode, and stores the signal charge obtained through the photoelectric conversion in the photoelectric conversion film; an amplification transistor that is disposed in each of the pixels and amplifies the signal charge stored in the charge storage region in a corresponding one of the pixels; a first contact plug that comprises a semiconductor material having semiconducting properties; and a line that is disposed above the first contact plug and the charge storage region and comprises a semiconductor material having semiconducting properties, wherein the first contact plug and the charge storage region are electrically connected, the first contact plug and a gate electrode of the amplification transistor are electrically connected via the line, the line is disposed so as to cover at least a portion of the charge storage region in a plan view of the solid-state imaging device, the charge storage region includes an impurity diffusion layer in direct contact with the first contact plug, the charge storage region and the first contact plug are of a first conductivity type, th

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9935149B2 cover?
A solid-state imaging device according to the present disclosure includes: a charge storage region that stores a signal charge obtained through photoelectric conversion in a photoelectric conversion film; an amplification transistor that amplifies the signal charge stored in the charge storage region in a corresponding pixel; a contact plug that is electrically connected to the charge storage r…
Who is the assignee on this patent?
Panasonic Ip Man Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/14636. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 03 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).