Voltage compensation type pixel circuit and method for driving the same

US9934720B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9934720-B2
Application numberUS-201314894447-A
CountryUS
Kind codeB2
Filing dateMay 31, 2013
Priority dateMay 29, 2013
Publication dateApr 3, 2018
Grant dateApr 3, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage compensation pixel circuit includes a driving transistor coupled to the light emitting element between a high potential power line and a low potential power line to drive the light emitting element in response to a predetermined voltage applied to a gate, switching transistor including a first switching transistor being switched in response to a voltage of a first gate signal, a second switching transistor and a third switching transistor being switched in response to a voltage of a third gate signal, and a fourth switching transistor being switched in response to a voltage of a second gate signal, a storage capacitor coupled between a first node and a second node, and a setup transistor coupled between the light emitting element and the driving transistor and operated by the driving transistor. The first node is coupled to the driving transistor. The second node is coupled between the second switching transistor and the fourth switching transistor.

First claim

Opening claim text (preview).

The invention claimed is: 1. A voltage compensation pixel circuit of an organic light emitting display device for driving a light emitting element, the voltage compensation pixel circuit comprising: a driving transistor coupled to the light emitting element between a high potential power line and a low potential power line to drive the light emitting element in response to a predetermined voltage applied to a gate; switching transistor comprising, a first switching transistor being switched in response to a voltage of a first gate signal, a second switching transistor and a third switching transistor being switched in response to a voltage of a third gate signal, and a fourth switching transistor being switched in response to a voltage of a second gate signal; a storage capacitor coupled between a first node and a second node, wherein the first node is coupled to the driving transistor, wherein the second node is coupled between the second switching transistor and the fourth switching transistor, and wherein the storage capacitor supplies a charged voltage to the driving transistor; and a setup transistor coupled between the light emitting element and the driving transistor and operated by the driving transistor, wherein the first switching transistor is turned on in response to the voltage of the first gate signal, and the second switching transistor and the third switching transistor are turned on in response to the voltage of the third gate signal, and a predetermined voltage is charged in the storage capacitor, and wherein the first switching transistor is turned off in response to the voltage of the first gate signal, and the voltage charged in the storage capacitor is discharged through the second switching transistor, the third switching transistor, and the setup transistor. 2. The voltage compensation pixel circuit of claim 1 , wherein when the predetermined voltage is charged in the storage capacitor, the predetermined voltage is applied to the gate of the driving transistor coupled to the storage capacitor, a current flows from the high potential power line to the low potential power line, and the light emitting element is operated by the current. 3. The voltage compensation pixel circuit of claim 1 , wherein a compensation voltage is generated at the first node when the voltage charged in the storage capacitor is discharged, wherein the compensation voltage is a sum of a critical voltage of the driving transistor, a critical voltage of the setup transistor, and an electron mobility compensation voltage of the driving transistor. 4. The voltage compensation pixel circuit of claim 1 , wherein the first switching transistor, the second switching transistor, and the third switching transistor are turned off, the fourth switching transistor is turned on, and a data signal is supplied to the driving transistor. 5. The voltage compensation pixel circuit of claim 4 , wherein when the first switching transistor, the second switching transistor, and the third switching transistor are turned off, the fourth switching transistor is turned on, and the data signal is supplied to the driving transistor, a voltage at the first node is a sum of a voltage of the data signal and a compensation voltage at the first node. 6. The voltage compensation pixel circuit of claim 5 , wherein the voltage at the first node is a sum of the voltage of the data signal and the compensation voltage at the first node, and when the fourth switching transistor is turned off, a current flowing through the light emitting element by the voltage stored in the storage capacitor is determined by a critical voltage of the driving transistor and a voltage between the gate and a source of the driving transistor. 7. A method of driving a voltage compensation pixel circuit including a light emitting element, a driving transistor driving the light emitting element, a plurality of switching transistors being switched in response to a voltage of a gate signal, a storage capacitor coupled to the driving transistor and supplying a charged voltage to the driving transistor, and a setup transistor coupled between the light emitting element and the driving transistor and operated by the driving transistor, the method comprising: individually operating the plurality of switching transistors in response to the voltage of the gate signal and charging a compensation voltage in the storage capacitor; and turning off all of the plurality of switching transistors in order to compensate for a change of a critical voltage of the driving transistor, and flowing a current proportional to a sum of a voltage of a data signal and an electron mobility compensation voltage of the driving transistor through the light emitting element, wherein the individually operating comprises turning on a first switching transistor, a second switching transistor, and a third switching transistor of the plurality of switching transistors and charging a predetermined voltage in the storage capacitor, wherein the individually operating comprises discharging the voltage charged in the storage capacitor through the second switching transistor, the third switching transistor, and the setup transistor when the predetermined voltage is charged in the storage capacitor and the first switching transistor is turned off and wherein a compensation voltage is generated when the voltage charged in the storage capacitor is discharged through the second switching transistor, the third switching transistor, and the setup transistor, and wherein the compensation voltage equals to a sum of a critical voltage of the driving transistor, a critical voltage of the setup transistor, and an electron mobility compensation voltage of the driving transistor. 8. The method of claim 7 , further comprising turning off the first switching transistor, the second switching transistor, and the third switching transistor, turning on a fourth switching transistor, and adding a voltage of the data signal to the compensation voltage and supplying to the driving transistor. 9. The method of claim 8 , further comprising turning off the fourth switching transistor, and operating the driving transistor by the voltage stored in the storage capacitor. 10. The method of claim 9 , wherein the operating the driving transistor by the voltage stored in the storage capacitor comprises operating the driving transistor by a sum of the voltage of the data signal and the electron mobility compensation voltage of the driving transistor.

Assignees

Inventors

Classifications

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • Precharge or discharge of pixel before applying new pixel voltage · CPC title

  • The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes · CPC title

  • Preventing or counteracting the effects of ageing · CPC title

  • Details of the interface to the display terminal specific for a flat panel (suitable for both CRT and flat panel G09G5/006; specific for a CRT G09G1/167) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9934720B2 cover?
A voltage compensation pixel circuit includes a driving transistor coupled to the light emitting element between a high potential power line and a low potential power line to drive the light emitting element in response to a predetermined voltage applied to a gate, switching transistor including a first switching transistor being switched in response to a voltage of a first gate signal, a secon…
Who is the assignee on this patent?
Foundation Soongsil Univ Industry Cooperation
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 03 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).