Array substrate and touch control display device

US9933897B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9933897-B2
Application numberUS-201314385063-A
CountryUS
Kind codeB2
Filing dateDec 12, 2013
Priority dateSep 13, 2013
Publication dateApr 3, 2018
Grant dateApr 3, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of the present disclosure relate to the technical field of touch control display, and an array substrate and a touch control display device are provided. The array substrate includes a plurality of touch emitting lines and a plurality of touch sensing lines arranged perpendicular to each other and isolated from each other, each of the touch emitting lines and each of the touch sensing lines form a touch sensing capacitor. The touch sensing can be realized by sensing a variation in the capacitance value of the touch sensing capacitor when touch occurs. Meanwhile, the projection of each of the touch emitting lines or each of the touch sensing lines on the substrate falls into the projection of gate lines or data lines on the substrate, thus the aperture ratio of the touch control display device is increased.

First claim

Opening claim text (preview).

What is claimed is: 1. An array substrate comprising: a plurality of touch emitting lines and a plurality of touch sensing lines arranged perpendicular to each other and isolated from each other, and a plurality of data lines and a plurality of gate lines, wherein each of the touch emitting lines and each of the touch sensing lines are configured to form a touch sensing capacitor; the projection of each of the touch emitting lines on the substrate is configured to fall into the projection of the gate lines on the substrate, every first present number of gate lines are configured to correspond to only one touch emitting line, and the projection of each of the touch sensing lines on the substrate is configured to fall into the projection of the data lines on the substrate, every second present number of data lines are configured to correspond to only one touch sensing line; or, the projection of each of the touch sensing lines on the substrate is configured to fall into the projection of the gate lines on the substrate, every second present number of gate lines are configured to correspond to only one touch sensing line, and the projection of each of the touch emitting lines on the substrate is configured to fall into the projection of the data lines on the substrate, every first present number of data lines are configured to corresponds to only one touch emitting line, wherein each of the touch emitting lines comprises a emitting line portion and a bridge line portion, the touch sensing capacitor is formed by the bridge line portion and the corresponding touch sensing line, and the emitting line portion and the touch sensing line are arranged in a same layer; the bridge line portion is the gate line or the data line whose projection covers the projection of the touch emitting line on the substrate, and the emitting line portion and the bridge line portion are connected by via holes: or each of the touch sensing lines comprises a sensing line portion and a bridge line portion, the touch sensing capacitor is formed by the bridge line portion and the corresponding touch emitting line, and the sensing line portion and the touch emitting line are arranged in a same layer; the bridge line portion is the gate line or the data line whose projection covers the projection of the touch sensing line on the substrate, and the sensing line portion and the bridge line portion are connected by via holes. 2. The array substrate of claim 1 , wherein the first preset number is equal to the second preset number. 3. The array substrate of claim 1 , wherein the projection of the via holes on the substrate is configured to fall into the projection of a black matrix on the substrate. 4. The array substrate of claim 1 , further comprising a plurality of metal wire matrices, wherein each of the metal wire matrices is connected to one emitting line portion or one touch sensing line, and the projection of each of the metal wire matrices on the substrate is configured to fall into the projection of the gate lines and data lines on the substrate; or each of the metal wire matrices is connected to one sensing line portion or one touch emitting line, and the projection of each of the metal wire matrices on the substrate is configured to fall into the projection of the gate lines and data lines on the substrate. 5. A touch control display device comprising the array substrate of claim 1 . 6. The touch control display device of claim 5 , wherein the first preset number is equal to the second preset number. 7. The touch control display device of claim 5 , wherein the projection of the via holes on the substrate is configured to fall into the projection of a black matrix on the substrate. 8. The touch control display device of claim 5 , wherein the array substrate further comprises a plurality of metal wire matrices, wherein each of the metal wire matrices is connected to one emitting line portion or one touch sensing line, and the projection of each of the metal wire matrices on the substrate is configured to fall into the projection of the gate lines and data lines on the substrate; or each of the metal wire matrices is connected to one sensing line portion or one touch emitting line, and the projection of each of the metal wire matrices on the substrate is configured to fall into the projection of the gate lines and data lines on the substrate.

Assignees

Inventors

Classifications

  • Digitisers structurally integrated in a display · CPC title

  • Electrode mesh in capacitive digitiser: electrode for touch sensing is formed of a mesh of very fine, normally metallic, interconnected lines that are almost invisible to see. This provides a quite large but transparent electrode surface, without need for ITO or similar transparent conductive material · CPC title

  • Cross over in capacitive digitiser, i.e. details of structures for connecting electrodes of the sensing pattern where the connections cross each other, e.g. bridge structures comprising an insulating layer, or vias through substrate · CPC title

  • G06F3/044Primary

    by capacitive means · CPC title

  • Details of scanning methods, e.g. sampling time, grouping of sub areas or time sharing with display driving (Synchronisation with the driving of the display or the backlighting unit to avoid interferences generated internally G06F3/04184) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9933897B2 cover?
Embodiments of the present disclosure relate to the technical field of touch control display, and an array substrate and a touch control display device are provided. The array substrate includes a plurality of touch emitting lines and a plurality of touch sensing lines arranged perpendicular to each other and isolated from each other, each of the touch emitting lines and each of the touch sensi…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Beijing Boe Optoelectronics Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/044. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 03 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).