Apparatuses and methods for concentrated arrangement of transistors of multiple amplifier circuits
US-10424368-B2 · Sep 24, 2019 · US
US9929705B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9929705-B2 |
| Application number | US-201615162963-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 24, 2016 |
| Priority date | May 24, 2016 |
| Publication date | Mar 27, 2018 |
| Grant date | Mar 27, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A low distortion transconductance amplifier provides current to a grounded load using a virtual ground input stage, a pair of current mirrors, and a bias current source. The virtual ground input stage may include transistors arranged as a Darlington pair. The low distortion transconductance amplifier can function as a voltage-controlled AC current source that is operable at high frequencies.
Opening claim text (preview).
The invention claimed is: 1. A circuit, comprising: a voltage source; a reference resistor coupled to the voltage source; an input stage including an operational amplifier coupled to the reference resistor; a first transistor and a second transistor arranged with the first transistor as a Darlington pair, the first transistor being coupled to be driven by the operational amplifier; and a bias current source coupled to the Darlington pair and the operational amplifier; an output stage including a grounded load resistor; and a pair of current mirrors, each current mirror coupling the input stage to the output stage, wherein the Darlington pair connects the input stage to the pair of current mirrors. 2. The circuit of claim 1 wherein one or more of the current mirrors further includes first and second arrays of bipolar junction transistors. 3. The circuit of claim 2 wherein a current supplied to the output stage is equal to a difference in bias currents of the first and second arrays of the current mirror. 4. The circuit of claim 1 wherein the first and second transistors arranged as the Darlington pair collectively have unity gain. 5. The circuit of claim 1 wherein a positive terminal of the operational amplifier is grounded and the operational amplifier is configured to provide a virtual ground at a negative input terminal of the operational amplifier. 6. The circuit of claim 1 wherein the first transistor coupled to be driven by the operational amplifier is a bipolar junction transistor. 7. The circuit of claim 1 wherein the first transistor coupled to be driven by the operational amplifier is a field effect transistor. 8. The circuit of claim 1 wherein the input stage is a pull input stage that pulls current into the load resistor. 9. The circuit of claim 1 wherein the pair of current mirrors is a pair of current attenuation mirrors. 10. The circuit of claim 1 wherein the pair of current mirrors is a pair of current gain mirrors. 11. The circuit of claim 1 wherein the circuit includes a linear transconductance amplifier. 12. A circuit, comprising: a current source; a transconductance amplifier coupled to the current source, the transconductance amplifier having a virtual ground input stage, wherein the virtual ground input stage includes two bipolar junction transistors arranged as a Darlington pair; and an output stage coupled to the transconductance amplifier, the output stage having a grounded load. 13. The circuit of claim 12 , further comprising a pair of current mirrors coupled between the virtual ground input stage and the output stage. 14. A circuit, comprising: a first voltage source; a reference resistor coupled to the first voltage source; an input stage including an operational amplifier coupled to the reference resistor, the operational amplifier having input terminals that are coupled directly to second and third voltage sources, respectively; a transistor coupled to be driven by the operational amplifier; and a bias current source coupled to the transistor and the operational amplifier; an output stage including a grounded load resistor; and a pair of current mirrors, each current mirror coupling the input stage to the output stage. 15. The circuit of claim 14 wherein one or more of the pair of current mirrors further includes first and second arrays of bipolar junction transistors. 16. The circuit of claim 15 , wherein a current supplied to the output stage is equal to a difference in bias currents of the first and second arrays of the current mirror. 17. The circuit of claim 14 , wherein the transistor is a first transistor and further comprises a second transistor arranged with the first transistor as a Darlington pair connecting the input stage to the pair of current mirrors. 18. The circuit of claim 14 wherein a positive terminal of the operational amplifier is grounded and the operational amplifier is configured to provide a virtual ground at a negative input terminal of the operational amplifier. 19. A transconductance amplifier, comprising: an input stage including: an amplifier having a first input, a second input, and an output, wherein the first input is coupled to a voltage input node of the transconductance amplifier; and a transistor having a first conduction terminal coupled to the voltage input node, a control terminal coupled to the output of the amplifier, and a second conduction terminal; a first current mirror stage including first, second, third, and fourth transistors, wherein: the first transistor has a first conduction terminal coupled to a positive voltage supply node, a second conduction terminal coupled to a first intermediary node, and a control terminal coupled to a second intermediary node; the second transistor has a first conduction terminal coupled to the first intermediary node, and a second conduction terminal and a control terminal that are cross-coupled and together coupled, via a current source, to the voltage input node; the third transistor has a first conduction terminal coupled to the positive voltage supply node, and a second conduction terminal and a control terminal that are cross-coupled and together coupled to the second intermediary node; and the fourth transistor has a first conduction terminal coupled to the second intermediary node, a second conduction terminal coupled to a current output node of the transconductance amplifier, and a control terminal coupled to the control terminal of the second transistor; and a second current mirror stage including first, second, third, and fourth transistors, wherein: the first transistor has a first conduction terminal and a control terminal that are cross-coupled and together coupled to the second conduction terminal of the transistor of the input stage, and a second conduction terminal coupled to a third intermediary node; the second transistor has a first conduction terminal coupled to the third intermediary node, a second conduction terminal coupled to a negative voltage supply node, and a control terminal coupled to a fourth intermediary node; the third transistor has a first conduction terminal coupled to the current output node of the transconductance amplifier, a second conduction terminal coupled to the fourth intermediary node, and a control terminal coupled to the control terminal of the first transistor of the second current mirror stage; and the fourth transistor has a first conduction terminal and a control terminal that are cross-coupled and together coupled to the fourth intermediary node, and a second conduction terminal coupled to the negative voltage supply node. 20. The transconductance amplifier of claim 19 , wherein the transistor of the input stage is a first transistor, and wherein the input stage further comprises a second transistor arranged with the first transistor as a Darlington pair connecting the input stage to the first and second current mirror stages. 21. The transconductance amplifier of claim 20 , wherein the first and second transistors arranged as the Darlington pair collectively have unity gain. 22. The transconductance amplifier of claim 20 , wherein the second input of the amplifier is grounded. 23. The transconductance amplifier of claim 22 , wherein the second input of the amplifier is an inverting input and is grounded to a virtual ground.
At least one op amp being added at the input of a dif amp · CPC title
Two or more transistors are coupled in a Darlington composite transistor configuration, all transistors being of the same type · CPC title
Mirror types · CPC title
the differential amplifier contains only resistors in the load · CPC title
Mirror types · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.