Semiconductor device and method of fabricating the same

US9929239B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9929239-B2
Application numberUS-201615050867-A
CountryUS
Kind codeB2
Filing dateFeb 23, 2016
Priority dateSep 3, 2013
Publication dateMar 27, 2018
Grant dateMar 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure relates to a semiconductor device including an oxygen gettering layer between a group III-V compound semiconductor layer and a dielectric layer, and a method of fabricating the semiconductor device. The semiconductor device may include a compound semiconductor layer; a dielectric layer disposed on the compound semiconductor layer; and an oxygen gettering layer interposed between the compound semiconductor layer and the dielectric layer. The oxygen gettering layer includes a material having a higher oxygen affinity than a material of the compound semiconductor layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a compound semiconductor layer comprising at least one element from Groups III through VI; a dielectric layer disposed on the compound semiconductor layer; an oxygen gettering layer interposed between the compound semiconductor layer and the dielectric layer, the oxygen gettering layer comprising a material having a higher affinity for oxygen than a material of the compound semiconductor layer; and a passivation layer interposed between the compound semiconductor layer and the oxygen gettering layer, the passivation layer comprising at least one of S, N, F, Cl, and H formed on a surface of the compound semiconductor layer. 2. The semiconductor device of claim 1 , wherein the oxygen gettering layer comprises at least one of a transition metal, doped Zr, a lanthanum-based metal, a metal sulfide, and a metal nitride. 3. The semiconductor device of claim 2 , wherein the transition metal comprises at least one of Ti, Sc, and Y. 4. The semiconductor device of claim 2 , wherein the doped Zr comprises at least one of Y-doped Zr and Al-doped Zr. 5. The semiconductor device of claim 2 , wherein the metal sulfide comprises at least one of HfS 2 , TiS 2 , LaS x , and SiS 2 . 6. The semiconductor device of claim 2 , wherein the metal nitride comprises at least one of AlN, GaN, HfN, and SiN. 7. The semiconductor device of claim 1 , wherein a thickness of the oxygen gettering layer is equal to or less than about 10 nm. 8. The semiconductor device of claim 1 , wherein the dielectric layer comprises at least one of HfO 2 , Al 2 O 3 , La 2 O 3 , ZrO 2 , HfSiO, HfSiON, HfLaO, LaAlO, and SrTiO. 9. A method of fabricating a semiconductor device, the method comprising: forming an oxygen gettering layer on a compound semiconductor layer, the compound semiconductor layer comprising at least one element from Groups III through VI, the oxygen gettering layer comprising a material having a higher affinity for oxygen than a material of the compound semiconductor layer; forming a dielectric layer on the oxygen gettering layer; and forming a passivation layer on a surface of the compound semiconductor layer before the forming an oxygen gettering layer, the oxygen gettering layer being between the dielectric layer and the passivation layer. 10. The method of claim 9 , wherein the oxygen gettering layer comprises at least one of a transition metal, doped Zr, a lanthanum-based metal, a metal sulfide, and a metal nitride. 11. The method of claim 10 , wherein the transition metal comprises at least one of Ti, Sc, and Y. 12. The method of claim 10 , wherein the doped Zr comprises at least one of Y-doped Zr and Al-doped Zr. 13. The method of claim 10 , wherein the metal sulfide comprises at least one of HfS 2 , TiS 2 , LaS x , and SiS 2 . 14. The method of claim 10 , wherein the metal nitride comprises at least one of AlN, GaN, HfN, and SiN. 15. The method of claim 10 , wherein the forming an oxygen gettering layer includes using an atomic layer deposition (ALD) method, a chemical vapor deposition (CVD) method, or a sputtering method. 16. The method of claim 15 , further comprising: performing a thermal treatment on at least one of the oxygen gettering layer and the dielectric layer. 17. The method of claim 9 , wherein the passivation layer comprises at least one of S, N, F, Cl and H formed on the surface of the compound semiconductor layer.

Assignees

Inventors

Classifications

  • the material containing at least one rare earth metal element, e.g. oxides of lanthanides, scandium or yttrium · CPC title

  • the material containing zirconium, e.g. ZrO2 · CPC title

  • characterised by the metal · CPC title

  • Formation of intermediate materials · CPC title

  • Laminate layers, e.g. stacks of alternating high-k metal oxides (adhesion layers or buffer layers H10P14/6508, H10P14/6548) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9929239B2 cover?
The present disclosure relates to a semiconductor device including an oxygen gettering layer between a group III-V compound semiconductor layer and a dielectric layer, and a method of fabricating the semiconductor device. The semiconductor device may include a compound semiconductor layer; a dielectric layer disposed on the compound semiconductor layer; and an oxygen gettering layer interposed …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D64/01358. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).